

(1300 REV. 5-93) US DEPT. OF COMMERCE PATENT &amp; TRADEMARK OFFICE

ATTORNEY'S DOCKET NUMBER  
109158

**TRANSMITTAL LETTER TO THE  
UNITED STATES  
DESIGNATED/ELECTED OFFICE  
(DO/EO/US) CONCERNING A FILING  
UNDER 35 U.S.C. 371**

U.S. APPLICATION NO.  
(if known, sec 37 C.F.R.1.5)

09/856853

INTERNATIONAL APPLICATION NO.  
PCT/JP00/06621INTERNATIONAL FILING DATE  
September 26, 2000PRIORITY DATE CLAIMED  
September 27, 1999

**TITLE OF INVENTION**  
DRIVING METHOD AND DRIVING CIRCUIT FOR ELECTRO-OPTICAL DEVICE, ELECTRO-OPTICAL DEVICE, AND  
ELECTRONIC APPARATUS

**APPLICANT FOR DO/EO/US**  
Akihiko ITO

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4. ☐ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
  - a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☒ has been transmitted by the International Bureau.
  - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US)
6. ☒ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
  - a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☐ have been transmitted by the International Bureau.
  - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
  - d. ☐ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☒ An oath or declaration of the inventor (35 U.S.C. 371(c)(4)).
10. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).

**Items 11. to 16. below concern other document(s) or information included:**

11. ☒ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☒ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A FIRST preliminary amendment.  
☐ A SECOND or SUBSEQUENT preliminary amendment.
14. ☒ A substitute specification.
15. ☐ Entitlement to small entity status is hereby asserted.
16. ☐ Other items or information:

U.S. APPLICATION NO. (if known, see 37 C.F.R. 1.5) <b>09/856853</b>		INTERNATIONAL APPLICATION NO. PCT/JP00/06621		ATTORNEY'S DOCKET NUMBER 109158	
---	--	--	--	---------------------------------	--

<p>17. <input checked="" type="checkbox"/> The following fees are submitted:</p> <p><b>Basic National fee (37 CFR 1.492(a)(1)-(5)):</b></p> <p>Search Report has been prepared by the EPO or JPO ....\$860.00</p> <p>International preliminary examination fee paid to USPTO (37 CFR 1.482) .....\$690.00</p> <p>No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2)) .....\$710.00</p> <p>Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO .....\$1,000.00</p> <p>International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4) .....\$ 100.00</p> <p style="text-align: right;"><b>ENTER APPROPRIATE BASIC FEE AMOUNT =</b></p> <p>Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).</p> <table border="1" style="width:100%; border-collapse: collapse;"> <thead> <tr> <th style="width:20%;">Claims</th> <th style="width:20%;">Number Filed</th> <th style="width:10%;">Number Extra</th> <th style="width:10%;">Rate</th> <th style="width:10%;"></th> <th style="width:10%;"></th> </tr> </thead> <tbody> <tr> <td>Total Claims</td> <td>23 - 20 =</td> <td>3</td> <td>X \$ 18.00</td> <td>\$54.00</td> <td></td> </tr> <tr> <td>Independent Claims</td> <td>6 - 3 =</td> <td>3</td> <td>X \$ 80.00</td> <td>\$240.00</td> <td></td> </tr> <tr> <td colspan="3">Multiple dependent claim(s)(if applicable)</td> <td>+ \$270.00</td> <td>\$</td> <td></td> </tr> <tr> <td colspan="4" style="text-align: right;"><b>TOTAL OF ABOVE CALCULATIONS =</b></td> <td>\$1,154.00</td> <td></td> </tr> <tr> <td colspan="4">Reduction by 1/2 for filing by small entity, if applicable.</td> <td>-</td> <td>\$</td> </tr> <tr> <td colspan="4" style="text-align: right;"><b>SUBTOTAL =</b></td> <td>\$</td> <td></td> </tr> <tr> <td colspan="4">Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 month from the earliest claimed priority date (37 CFR 1.492(f)).</td> <td>+</td> <td>\$</td> </tr> <tr> <td colspan="4" style="text-align: right;"><b>TOTAL NATIONAL FEE =</b></td> <td>\$1,154.00</td> <td></td> </tr> <tr> <td colspan="4"></td> <td style="text-align: right;">Amount to be refunded</td> <td>\$</td> </tr> <tr> <td colspan="4"></td> <td style="text-align: right;">Charged</td> <td>\$</td> </tr> </tbody> </table>	Claims	Number Filed	Number Extra	Rate			Total Claims	23 - 20 =	3	X \$ 18.00	\$54.00		Independent Claims	6 - 3 =	3	X \$ 80.00	\$240.00		Multiple dependent claim(s)(if applicable)			+ \$270.00	\$		<b>TOTAL OF ABOVE CALCULATIONS =</b>				\$1,154.00		Reduction by 1/2 for filing by small entity, if applicable.				-	\$	<b>SUBTOTAL =</b>				\$		Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 month from the earliest claimed priority date (37 CFR 1.492(f)).				+	\$	<b>TOTAL NATIONAL FEE =</b>				\$1,154.00						Amount to be refunded	\$					Charged	\$	<p style="text-align: center;">CALCULATIONS</p> <p style="text-align: center;">PTO USE ONLY</p>
	Claims	Number Filed	Number Extra	Rate																																																															
Total Claims	23 - 20 =	3	X \$ 18.00	\$54.00																																																															
Independent Claims	6 - 3 =	3	X \$ 80.00	\$240.00																																																															
Multiple dependent claim(s)(if applicable)			+ \$270.00	\$																																																															
<b>TOTAL OF ABOVE CALCULATIONS =</b>				\$1,154.00																																																															
Reduction by 1/2 for filing by small entity, if applicable.				-	\$																																																														
<b>SUBTOTAL =</b>				\$																																																															
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 month from the earliest claimed priority date (37 CFR 1.492(f)).				+	\$																																																														
<b>TOTAL NATIONAL FEE =</b>				\$1,154.00																																																															
				Amount to be refunded	\$																																																														
				Charged	\$																																																														

a. ☒ Check No. 119346 in the amount of \$1,154 to cover the above fees is enclosed.

b. ☐ Please charge my Deposit Account No. \_\_\_\_\_ in the amount of \$\_\_\_\_\_ to cover the above fees. A duplicate copy of this sheet is enclosed.

c. ☒ The Director is hereby authorized to charge any additional fees which may be required, or credit any overpayment, to Deposit Account No. 15-0461. A duplicate copy of this sheet is enclosed.

**NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.**

SEND ALL CORRESPONDENCE TO:  
 OLIFF & BERRIDGE, PLC  
 P.O. Box 19928  
 Alexandria, Virginia 22320

NAME: James A. Oliff  
 REGISTRATION NUMBER: 27,075  
  
 NAME: William D. Titcomb  
 REGISTRATION NUMBER: 46,463

U.S. APPLICATION NO. (if known, see 37  
C.F.R. 1.51) **09/856853**INTERNATIONAL APPLICATION NO.  
PCT/JP00/06621ATTORNEY'S DOCKET NUMBER  
10915817. ☒ The following fees are submitted:

CALCULATIONS

PTO USE ONLY

**Basic National fee (37 CFR 1.492(a)(1)-(5)):**

Search Report has been prepared by the EPO or JPO ....\$860.00

International preliminary examination fee paid to USPTO  
(37 CFR 1.482) .....\$690.00No international preliminary examination fee paid to USPTO  
(37 CFR 1.482) but international search fee paid to USPTO  
(37 CFR 1.445(a)(2)) .....\$710.00Neither international preliminary examination fee (37 CFR  
1.482) nor international search fee (37 CFR 1.445(a)(2))  
paid to USPTO .....\$1,000.00International preliminary examination fee paid to USPTO  
(37 CFR 1.482) and all claims satisfied provisions of PCT  
Article 33(2)-(4) .....\$ 100.00**ENTER APPROPRIATE BASIC FEE AMOUNT =**

\$860.00

Surcharge of \$130.00 for furnishing the oath or declaration later than  
☐ 20 ☐ 30 months from the earliest claimed priority date (37 CFR  
1.492(e)).

\$

Claims	Number Filed	Number Extra	Rate
Total Claims	23 - 20 =	3	X \$ 18.00
Independent Claims	6 - 3 =	3	X \$ 80.00
Multiple dependent claim(s)(if applicable)			+ \$270.00

\$54.00

\$240.00

\$

**TOTAL OF ABOVE CALCULATIONS =**

\$1,154.00

Reduction by 1/2 for filing by small entity, if applicable.

\$

**SUBTOTAL =**

\$

Processing fee of \$130.00 for furnishing the English translation later  
than ☐ 20 ☐ 30 month from the earliest claimed priority date (37 CFR  
1.492(f)).

\$

+

**TOTAL NATIONAL FEE =**

\$1,154.00

Amount to be  
refunded \$

Charged \$

- a. ☒ Check No. 119346 in the amount of \$1,154 to cover the above fees is enclosed.
- b. ☐ Please charge my Deposit Account No. \_\_\_\_\_ in the amount of \$\_\_\_\_\_ to cover the above fees. A duplicate copy of this sheet is enclosed.
- c. ☒ The Director is hereby authorized to charge any additional fees which may be required, or credit any overpayment, to Deposit Account No. 15-0461. A duplicate copy of this sheet is enclosed.

**NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.**

SEND ALL CORRESPONDENCE TO:

OLIFF & BERRIDGE, PLC  
P.O. Box 19928  
Alexandria, Virginia 22320

NAME: James A. Oliff  
REGISTRATION NUMBER: 27,075NAME: William D. Titcomb  
REGISTRATION NUMBER: 46,463

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Akihiko ITO

Application No.: U.S. National Stage of  
PCT/JP00/06621

Filed: May 25, 2001

Docket No.: 109158

For: DRIVING METHOD AND DRIVING CIRCUIT FOR ELECTRO-OPTICAL DEVICE,  
ELECTRO-OPTICAL DEVICE, AND ELECTRONIC APPARATUS

PRELIMINARY AMENDMENT

Director of the U.S. Patent and Trademark Office  
Washington, D. C. 20231

Sir:

Prior to initial examination, please amend the above-identified application as follows:

IN THE ABSTRACT:

Please replace the Abstract with the Substitute Abstract attached hereto.

IN THE SPECIFICATION:

Please replace the current specification with the substitute specification attached  
hereto. A marked-up copy of the original specification is attached hereto.

IN THE CLAIMS:

Please cancel claims 1-23 without prejudice to or disclaimer of the subject matter  
contained therein.

Please add new claims 24-46 as follows:

--24. A driving method for an electro-optical device which performs gray-scale  
display of a plurality of pixels arranged in a matrix, the driving method comprising:

dividing a first time period which is part of a single frame into a plurality of sub-fields, and in each sub-field, turning on or off of each pixel being controlled in accordance with a gray-scale level of the pixel; and

turning on or off the pixels in a second time period being the remaining time period of the single time frame, in accordance with a threshold voltage of a transmissivity characteristic relative to a voltage applied to electro-optical material used in the electro-optical device.--

--25. The driving method for an electro-optical device according to Claim 24, the driving method further comprising the pixels are only turned on for a time period in accordance with the threshold voltage of the transmissivity characteristic within the second time period.--

--26. The driving method for an electro-optical device according to Claim 24, the driving method further comprising the second period being dispersed in the period of the single frame.--

--27. The driving method for an electro-optical device according to Claim 24, the driving method comprising:

providing the pixels corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines;

supplying scanning signals to the respective scanning lines, when the pixels are turned on/off in accordance with voltages applied to the data lines;

supplying sequentially in the first time period, the scanning signals to the respective scanning lines every sub-field;

designating turning on or off of each pixel in accordance with a gray-scale level of the pixel when signals are supplied to the respective data lines which correspond to the respective pixels;

supplying sequentially in the second time period, the scanning signals to the respective scanning lines; and

designating turning on or off of the pixels in accordance with the threshold value of the transmissivity characteristic relative to the voltage applied to the electro-optical material is supplied to the data lines.--

--28. The driving method for an electro-optical device according to Claim 27, the driving method further comprising the second time period includes an on period for turning on all the pixels and an off period for turning off all the pixels, and the length of the on period being determined in accordance with the threshold value of the transmissivity characteristic relative to the voltage applied to the electro-optical material.--

--29. The driving method for an electro-optical device according to Claim 28, the driving method further comprising a temperature being detected, and the length of the on period in the second period being determined in accordance with the detected temperature.--

--30. A driving method for an electro-optical device which performs gray-scale display of a plurality of pixels arranged in the form of a matrix, the driving method comprising:

dividing a first time period which is part of a single time frame into a plurality of sub-fields, and in each sub-field, turning on or off of each pixel being controlled in accordance with a gray-scale level of the pixel; and

turning on the pixels in a second time period which is the remaining time period of the single time frame, in accordance with a threshold voltage of a transmissivity characteristic relative to a voltage applied to electro-optical material used in the electro-optical device.--

--31. The driving method for an electro-optical apparatus according to Claim 30, the driving method further comprising the second time period being dispersed in the period of the single time frame.--

--32. The driving method for an electro-optical device according to Claim 30, the driving method comprising:

providing the pixels corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines;

supplying scanning signals to the respective scanning lines, when the pixels are turned on/off in accordance with voltages applied to the data lines;

supplying sequentially in the first time period, the scanning signals to the respective scanning lines every sub-field;

designating turning on or off of each pixel in accordance with a gray-scale level of the pixel when signals are supplied to the respective data lines which correspond to the respective pixels;

supplying sequentially in the second time period, the scanning signals to the respective scanning lines; and

designating turning on of the pixels for a period in accordance with the threshold value of the transmissivity characteristic relative to the voltage applied to the electro-optical material is supplied to the data lines.--

--33. The driving method for an electro-optical apparatus according to Claim 32, the driving method further comprising a temperature being detected, and the length of the second time period being determined in accordance with the detected temperature.--

--34. The driving method for an electro-optical device according to Claim 24, the driving method further comprising, displaying the lowest gray-scale level, the pixels being turned off in the second time period.--

--35. The driving method for an electro-optical device according to Claim 24, the driving method further comprising the pixels being turned on in the second time period independent of gray-scale data.--

--36. A driving circuit for an electro-optical device, which drives pixels including pixel electrodes provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines and switching devices for establishing conduction between the data lines and the pixel electrodes when scanning signals are supplied to the scanning lines, the driving circuit comprising:

a scanning-line driving circuit for sequentially supplying, in a first time period forming part of a single time frame, the scanning signals to the respective scanning lines every sub-field which being obtained by dividing the first time period and for sequentially supplying the scanning signals, which make the switching devices conducting, to the respective scanning lines in a second period of the single frame, excluding the first time period; and

a data-line driving circuit for supplying, in the first time period, signals each designating turning on or off each pixel in accordance with a gray-scale level of the respective pixels, and every sub-field to the data lines which correspond to the pixels in a period for supplying the scanning signals to the scanning lines which correspond to the pixels and for supplying, and in the second period, a signal which designates turning on or off the pixels in accordance with a threshold value of a transmissivity characteristic relative to a voltage applied to electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.--

--37. The driving circuit for an electro-optical device according to Claim 36, the driving circuit further comprising only a signal which designates turning on the pixels being supplied in the second time period.--



--38. A driving circuit for an electro-optical device, which drives pixels including pixel electrodes corresponding to intersections of a plurality of scanning lines and a plurality of data lines, and switching devices for establishing conduction between the data lines and the pixel electrodes, when scanning signals are supplied to the scanning lines, the driving circuit comprising:

a scanning-line driving circuit for sequentially supplying, in a first time period forming part of a single time frame, the scanning signals to the respective scanning lines every sub-field which is obtained by dividing the first time period and for sequentially supplying the scanning signals, which make the switching devices conducting, to the respective scanning lines in a second time period of the single time frame, excluding the first time period; and

a data-line driving circuit for supplying, in the first period, signals each designating turning on or off of each pixel in accordance with a gray-scale level of the respective pixels every sub-field to the data lines which correspond to the pixels in a period for supplying the scanning signals to the scanning lines which correspond to the pixels and for supplying, in the second period, a signal which designates turning on of the pixels in accordance with a threshold value of a transmissivity characteristic relative to a voltage applied to electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.--

--39. An electro-optical device comprising:

a element substrate comprising pixel electrodes corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines and switching devices, being provided for the respective pixel electrodes, to control conduction between the data lines and the pixel electrodes based on scanning signals supplied through the scanning lines;

an opposing substrate comprising a counter electrode being opposed to the pixel electrodes;

electro-optical material held between the element substrate and the opposing substrate;

a scanning-line driving circuit for sequentially supplying, in a first time period forming part of a single time frame, the scanning signals to the respective scanning lines every sub-field which is obtained by dividing the first time period and to sequentially supply the scanning signals, which make the switching devices conducting, to the respective scanning lines in a second time period of the single time frame, excluding the first time period; and

a data-line driving circuit for supplying, in the first time period, signals each designating turning on or off each pixel in accordance with a gray-scale level of the pixel, and every sub-field to the data lines which correspond to the pixels in a time period for supplying the scanning signals to the scanning lines which correspond to the pixels and for supplying, and in the second time period, a signal which designates turning on or off the pixels in accordance with a threshold value of a transmissivity characteristic relative to a voltage applied to the electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.--

--40. The electro-optical device according to Claim 39, comprising only a signal which designates turning on the pixels being supplied in the second time period.--

--41. An electro-optical device comprising:

an element substrate comprising pixel electrodes corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines and switching devices, being provided for the respective pixel electrodes, to control conduction between the

data lines and the pixel electrodes based on scanning signals supplied through the scanning lines;

an opposing substrate comprising a counter electrode being opposed to the pixel electrodes;

electro-optical material held between the element substrate and the opposing substrate;

a scanning-line driving circuit for sequentially supplying, in a first time period forming part of a single time frame, the scanning signals to the respective scanning lines every sub-field being obtained by dividing the first time period and to sequentially supply the scanning signals, which make the switching devices conducting, to the respective scanning lines in a second time period of the single time frame, excluding the first time period; and

a data-line driving circuit for supplying, in the first time period, signals each designating turning on or off each pixel in accordance with a gray-scale level of the pixel, and every sub-field to the data lines which correspond to the pixels in a period for supplying the scanning signals to the scanning lines which correspond to the pixels and for supplying, and in the second time period, a signal which turns on the pixels in accordance with a threshold value of a transmissivity characteristic relative to a voltage applied to the electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.--

--42. The electro-optical device according to Claim 39, comprising:

a two-level signal being supplied to the counter electrode; and

the polarity of each signal which designates turning on or off the pixel being inverted in accordance with the level of the two-level signal.--

--43. The electro-optical device according to Claim 39, comprising:

a potential of the counter electrode being fixed at a predetermined reference potential; and

the polarity of each signal which designates turning on or off the pixel being inverted with a predetermined period.--

--44. The electro-optical device according to Claim 43, comprising:

the signal which designates turning on or off the pixel being a three-level signal in which the polarity being inverted with the reference potential at the center.--

--45. The electro-optical device according to Claim 39, comprising:

the element substrate being formed of a semiconductor substrate; and  
the scanning-line driving circuit and the data-line driving circuit being formed on the element substrate, and the pixel electrodes being reflective.--

--46. An electronic apparatus comprising an electro-optical device according to Claim 39.--

REMARKS


Claims 1-23 are canceled. By this Amendment, the specification is amended for clarity. New claims 24-46 are added which correspond to canceled claims 1-23. No new matter is added.

The attached Appendix includes marked-up copies of each rewritten paragraph (37 C.F.R. 1.121(b)(iii)).

The above amendments place the application in even better condition for initial examination. Prompt consideration and allowance in due course is earnestly solicited.

Should the Examiner believe that anything further would be desirable in order to place this application in better condition for allowance, the Examiner is invited to contact Applicant's undersigned representative at the telephone number listed below.

Respectfully submitted,



James A. Oliff  
Registration No. 27,075

William D. Titcomb  
Registration No. 46,463

JAO:WDT/kaf

Attachments:

Appendix  
Abstract

Date: May 25, 2001

**OLIFF & BERRIDGE, PLC**  
**P.O. Box 19928**  
**Alexandria, Virginia 22320**  
**Telephone: (703) 836-6400**

DEPOSIT ACCOUNT USE AUTHORIZATION Please grant any extension necessary for entry; Charge any fee due to our Deposit Account No. 15-0461
--

ABSTRACT OF THE DISCLOSURE

To provide a highly versatile device which can produce a gray-scale display by applying two-level signals to data lines. When producing an 8-level gray-scale display, a single frame (1f) is divided into a first time period T1 to apply two-level signals to a liquid crystal layer in accordance with gray-scale data and a second time period T2 to apply an H-level voltage to the liquid crystal layer in accordance with a threshold voltage of liquid crystal. The first time period T1 is further divided into 7 sub-fields (Sf1 to Sf7) in accordance with gray-scale characteristics of an electro-optical device. Either an H or L level is written in accordance with a gray level of each pixel every sub-field. Thus, the ratio of an on period or an off period of the pixel to the single time frame is controlled.

APPENDIX

Changes to Specification:

The specification is replaced with the attached specification.

Changes to Claims:

Claims 1-23 are canceled.

Claims 24-46 are added.

## [DESCRIPTION]

DRIVING METHOD AND DRIVING CIRCUIT FOR ELECTRO-OPTICAL  
DEVICE, ELECTRO-OPTICAL DEVICE, AND ELECTRONIC APPARATUSBACKGROUND OF THE INVENTION5 [Technical Field] 1. Field of Invention

The present invention relates to driving methods and driving circuits for electro-optical devices which perform gray-scale display control using pulse-width modulation, electro-optical devices, and electronic apparatuses.

10 [Background Art] 2. Description of Related Art

Electro-optical devices, such as liquid crystal displays using liquid crystal as electro-optical material, are widely used as display devices in place of cathode-ray tubes (CRTs) in display devices of various information processing apparatuses and in liquid crystal televisions.

15 By way of example, a conventional electro-optical device has the following structure. Specifically, the conventional electro-optical device includes <sup>an</sup> ~~a~~ device element substrate on which pixel electrodes aligned in the form of a matrix and switching devices such as TFTs (Thin Film Transistors) connected to the pixel electrodes are provided, an opposing substrate on which counter electrodes opposed to the pixel

20 electrodes are formed, and liquid crystal, i.e., electro-optical material, filled between the two substrates. With this arrangement, when a scanning signal is supplied to the switching devices via scanning lines, the switching devices become <sup>active</sup> ~~conducting~~. In this <sup>active</sup> ~~conducting~~ state, when an image signal with a voltage in accordance with a gray-scale level is supplied to the pixel electrodes through data lines, a charge in

25 accordance with the voltage of the image signal is accumulated in the liquid crystal layer between the pixel electrodes and the counter electrodes. When the switching devices enter an off state, after the charge has been accumulated, the accumulated charge in the liquid crystal layer is maintained by the capacitance of the liquid crystal layer and by storage capacitors. Accordingly, when the switching devices are driven

30 [so as] to control the amount of charge [to be] accumulated in accordance with the gray-scale level, alignment of the liquid crystal varies according to each pixel, that is, the gray-scale level varies according to each pixel. As a result, gray-scale display can be performed.



It is only necessary to accumulate charge in the liquid crystal layer of each pixel for a partial <sup>time</sup> period. First, a scanning-line driving circuit sequentially selects each scanning line. Second, a data-line driving circuit sequentially selects each data line within the scanning-line selection <sup>time</sup> period. Third, an image signal with a voltage in accordance with a gray scale is sampled on the selected data line. As a result, time-division multiplexing driving in which the scanning line and the data line are shared by a plurality of pixels is made possible.

### SUMMARY OF THE INVENTION

#### [Disclosure of Invention]

10 An image signal <sup>analog</sup> supplied to the data line <sup>is</sup> ~~is a voltage~~ in accordance with the gray scale, ~~that is, an analog signal~~. It is necessary to provide a D/A converter circuit and an operational amplifier in a peripheral circuit of the electro-optical device. This ~~causes an increase in~~ <sup>However</sup> the cost of the overall device. In addition, display unevenness is caused by nonuniformity in characteristics of the D/A converter circuit and the  
15 operational amplifier and by nonuniformity in various wiring resistances. It is therefore difficult to <sup>create a</sup> perform high-quality display. In particular, this problem becomes noticeable <sup>with</sup> in performing high-definition display.

Concerning electro-optical material such as liquid crystal, the relationship between the applied voltage and transmissivity differs according to the type of electro-optical material. <sup>Therefore with</sup> ~~As~~ a driving circuit for driving electro-optical devices, a general-purpose driving circuit for driving various types of electro-optical devices is desirable.

20 In view of the above <sup>design problems</sup> ~~circumstances~~, it is an object of the present invention to provide an electro-optical device <sup>that produces a</sup> ~~capable of performing~~ high-quality and high-definition gray-scale display, a driving method and a driving circuit therefor, and an  
25 electronic apparatus using the electro-optical device.

In order to achieve the above objects, a first invention is a driving method for an electro-optical device which <sup>creates a</sup> ~~performs~~ gray-scale display of a plurality of pixels arranged in the form of a matrix. The driving method is characterized <sup>by</sup> ~~in that~~ a first <sup>time</sup> period which is part of a single <sup>time that</sup> ~~frame~~ is divided into a plurality of sub-fields, and in  
30 each sub-field, turning on or off of each pixel is controlled in accordance with a gray level of the pixel. In a second <sup>time</sup> period which is the remaining period of the single <sup>time</sup> frame, the pixels are turned on or off in accordance with a threshold voltage of a transmissivity characteristic relative to a voltage applied to electro-optical material used in the electro-optical device.

According to the first invention, in the first<sup>time</sup> period of the single<sup>time</sup> frame, the period for turning on (or off) of a pixel is pulse-width modulated in accordance with the gray-scale of the pixel. As a result, gray-scale display using effective-value control is performed. In each sub-field, it is only necessary to designate turning on or off of the pixel. embodiment of the

In the first invention, the signals applied to the pixels are digital signals. Thus, any display unevenness due to nonuniformity in device characteristics and wiring resistances is prevented. As a result, high-quality and high-definition gray-scale display can be<sup>produced</sup> performed. Also, in the second<sup>time</sup> period, turning on/off of the pixel is controlled in accordance with the threshold voltage of the electro-optical material. Even<sup>with differences in</sup> when the composition, cell gap, or temperature characteristic of the liquid crystal is different, it is possible to apply an appropriate voltage to the electro-optical material for the second<sup>time</sup> period. As a result, the difference in the material characteristics can be absorbed in the second<sup>time</sup> period. The second period is not necessarily continuous and can be dispersed within the single<sup>time</sup> frame.

In this invention, the single<sup>time</sup> frame is used as a period required to form a single rastered picture by performing, as<sup>first embodiment of the</sup> hitherto, horizontal scanning and vertical scanning in synchronization with a horizontal scanning signal and a vertical scanning signal. embodiment of the

According to an aspect of the first invention, the pixels are provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines. When scanning signals are supplied to the respective scanning lines, the pixels are turned on/off in accordance with voltages applied to the data lines. In the first<sup>time</sup> period, the scanning signals are sequentially supplied to the respective scanning lines every sub-field. <sup>of</sup> Signals, each designating turning on or off of each pixel, in accordance with a gray scale of the pixel, are supplied to the respective data lines which correspond to the respective pixels. In the second<sup>time</sup> period, the scanning signals are sequentially supplied to the respective scanning lines. A signal designating turning on or off of the pixels, in accordance with the threshold value of the transmissivity characteristic relative to the voltage applied to the electro-optical material, is supplied to the data lines. In this aspect, the above operation is performed for all the pixels.

Preferably, the second<sup>time</sup> period includes an on-period for turning on all the pixels and an off-period for turning off all the pixels, and the length of the on-period is determined in accordance with the threshold value of the transmissivity characteristic

095553 05501

relative to the voltage applied to the electro-optical material. In addition, a <sup>time</sup> temperature may be detected, and the length of the ~~on~~-period in the second <sup>time</sup> period may be determined in accordance with the detected temperature. In this case, even when the threshold value of the transmissivity characteristic changes in accordance with a change in the ambient temperature, it is possible to appropriately change the ~~on~~-period. Concerning the detection of temperature, the temperature of the electro-optical device can be directly detected, or the ambient temperature around the electro-optical device ~~can be detected~~. In other words, the detection of temperature ~~is to~~ <sup>indirectly by measuring</sup> ~~detect~~ <sup>measures</sup> a temperature change which influences the characteristics of the electro-optical material.

In order to achieve the above objects, a second <sup>embodiment of the</sup> invention is a driving circuit for an electro-optical device, which drives pixels including pixel electrodes ~~provided~~ corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines, and switching devices for establishing conduction between the data lines and the pixel electrodes when scanning signals are supplied to the scanning lines. The driving circuit ~~is characterized by including~~ <sup>es</sup> a scanning-line driving circuit for sequentially supplying, in a first <sup>time</sup> period forming part of a single <sup>time</sup> frame, the scanning signals to the respective scanning lines every sub-field which is obtained by dividing the first <sup>time</sup> period. In a second <sup>time</sup> period of the single <sup>time</sup> frame, excluding the first <sup>time</sup> period, the scanning-line driving circuit sequentially supplies the scanning signals, which make the switching devices ~~conducting~~ <sup>active</sup> to the respective scanning lines. A data-line driving circuit supplies, in the first <sup>time</sup> period, signals each designating turning on or off of each pixel in accordance with a gray level of the pixel every sub-field to the data lines which correspond to the pixels <sup>within</sup> in a period for supplying the scanning signals to the scanning lines <sup>ing</sup> which correspond to the pixels. In the second <sup>time</sup> period, the data-line driving circuit supplies a signal which <sup>activates</sup> ~~designates~~ turning on or off of the pixels in accordance with a threshold value of a transmissivity characteristic <sup>relative</sup> to a voltage applied to electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.

According to the second <sup>embodiment of the</sup> invention, for reasons similar to those described in the first <sup>embodiment</sup> invention, the signals supplied to the pixels are digital signals. Thus, display unevenness due to nonuniformity in device characteristics and wiring resistances is prevented. As a result, <sup>a</sup> high-quality and high-definition gray-scale display can be <sup>produced</sup> performed. Also, in the second <sup>time</sup> period, turning on/off of the pixel is controlled in

accordance with the threshold voltage of the electro-optical material. Even <sup>with difficulties, it</sup> when the composition, cell gap, or temperature characteristic of the liquid crystal is different, it is possible to apply an appropriate voltage to the electro-optical material for the second <sup>time</sup> period. As a result, the versatility of the driving circuit is increased.

5 In order to achieve the above objects, a third <sup>embodiment of the</sup> invention is characterized by including a device substrate <sup>with</sup> which includes pixel electrodes provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines and switching devices, which are provided for the respective pixel electrodes, ~~for~~ to controlling conduction between the data lines and the pixel electrodes based on scanning signals supplied through the scanning lines. An opposing substrate includes a counter electrode which is <sup>opposite</sup> ~~opposed to~~ the pixel electrodes. Electro-optical material is held between the device substrate and the opposing substrate. A scanning-line driving circuit sequentially supplies, in a first <sup>time</sup> period forming part of a single frame, the scanning signals to the respective scanning lines <sup>for</sup> every sub-field which is obtained by dividing the first <sup>time</sup> period. In a second <sup>time</sup> period of the single frame, excluding the first <sup>time</sup> period, the scanning-line driving circuit sequentially supplies the scanning signals, which make the switching devices conducting, to the respective scanning lines. A data-line driving circuit supplies, in the first <sup>time</sup> period, two-level signals each designating turning on or off ~~of~~ each pixel in accordance with a gray-scale of the pixel every sub-field to the data lines <sup>time</sup> which correspond to the pixels in a period for supplying the scanning signals to the scanning lines <sup>time</sup> which correspond to the pixels. In the second <sup>time</sup> period, the data-line driving circuit supplies a signal which designates turning on or off ~~of~~ the pixels in accordance with a threshold value of a transmissivity characteristic relative to a voltage applied to the electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.

25 According to the third <sup>embodiment of the</sup> invention, for reasons similar to those described in the first and second <sup>embodiments</sup> inventions, the signals applied to the pixels are digital signals. Thus, display unevenness due to nonuniformity in device characteristics and wiring resistances is prevented. As a result, <sup>a</sup> high-quality and high-definition gray-scale display can be <sup>produced</sup> ~~performed~~.

30 According to the third <sup>embodiment of the</sup> invention, it is preferable that a two-level signal be applied to the counter electrode, and that the polarity of each signal <sup>that</sup> ~~which~~ designates turning on or off ~~of~~ the pixel be inverted in accordance with the level of the two-level signal. Concerning cases in which <sup>more than</sup> one level and the other level are applied to the voltage

counter electrode, the average value is used as a reference. The voltages applied to the pixel have opposite polarities, and the absolute values of the voltages are equal. Thus, application of a direct current component to the liquid crystal material held between the pixel electrodes and the counter electrode is prevented.

5 According to the third <sup>embodiment of the</sup> invention, a potential of the counter electrode may be fixed at a predetermined reference potential, and the polarity of each signal which designates turning on or off of the pixel may be inverted with a predetermined period. In addition, the signal which designates turning on or off of the pixel may be a three-level signal in which the polarity is inverted with the reference potential at the center. 10 With this arrangement, when the reference potential is regarded as the center, the voltages applied to the pixel have opposite polarities, and the absolute values of the voltages are equal. Thus, application of a DC current to the electro-optical material held between the pixel electrodes and the counter electrode is prevented.

According to an aspect of the third invention, it is preferable that the <sup>element</sup> device 15 substrate be formed of a semiconductor substrate. Preferably, the scanning-line driving circuit and the data-line driving circuit are formed on the device substrate, and the pixel electrodes are reflective. Since the electron-transfer rate of the semiconductor substrate is high, it is possible to increase the responsiveness and reduce the size of the switching devices formed on the substrate and the component 20 devices of the driving circuit. Since the semiconductor substrate is opaque, the electro-optical device is used as a reflection-type device.

In order to achieve the above objects, an electronic apparatus according to a <sup>embodiment of the</sup> fourth invention includes the above-described electro-optical device. Thus, a D/A converter circuit and an operational amplifier become unnecessary, and the electronic 25 apparatus is not <sup>affected</sup> influenced by nonuniformity in characteristics of the D/A converter circuit and the operational amplifier and by nonuniformity in various wiring resistances. According to the electronic apparatus, the cost is reduced, and high-quality and high-definition gray-scale display can be performed.

### 30 BRIEF DESCRIPTION OF THE DRAWINGS [Brief Description of the Drawings]

Fig. 1(a) is an illustration of voltage/transmissivity characteristics of an electro-optical device according to an embodiment of the present invention, and Fig. 1(b) is an illustration of variations in the voltage/transmissivity characteristics according to the type of liquid crystal.

Figs. 2(a), (b), and (c) are illustrations of the concepts of the Von period, the Voff period, and the sub-fields in the electro-optical device.

Fig. 3 is a block diagram of the electrical structure of the electro-optical device.

5 Figs. 4(a), (b), and (c) are block diagrams of an example of a pixel in the electro-optical device, respectively.

Fig. 5 is a block diagram of the structure of a start-pulse generating circuit in the electro-optical device.

10 Fig. 6 is a block diagram of the structure of a data-line driving circuit in the electro-optical device.

Figs. 7(a) and (b) are tables showing the converted contents of gray-scale data in the data-line driving circuit in the electro-optical apparatus and the contents of two-level signals in the Von period and the Voff period.

Fig. 8 is a timing chart showing the operation of the electro-optical device.

15 Fig. 9 is a timing chart showing a voltage applied to an opposing substrate and a voltage applied to pixel electrodes in the electro-optical device in frame units.

Fig. 10 is a block diagram of an application of the data-line driving circuit in the electro-optical device.

20 Fig. 11 is a timing chart showing the operation of the data-line driving circuit according to the application.

Fig. 12 is a block diagram of the structure of a clock-signal supply control circuit in an application of the electro-optical device.

Fig. 13 is a timing chart showing the operation of the clock-signal supply control circuit.

25 Fig. 14 is a circuit diagram of a three-level signal generating circuit according to an application of the electro-optical device.

Fig. 15 is a timing chart showing a voltage applied to the opposing substrate and a voltage applied to the pixel electrodes in the electro-optical device in frame units.

30 Fig. 16 is a plan view of the structure of the electro-optical device.

Fig. 17 is a sectional view of the structure of the electro-optical device.

Fig. 18 is a timing chart showing the operation of an application.

Fig. 19 is a sectional view of the structure of a projector as an example of an electronic apparatus to which the electro-optical device is applied.

Fig. 20 is a perspective view of the structure of a personal computer as an example of an electronic apparatus to which the electro-optical device is applied.

Fig. 21 is a perspective view of the structure of a cellular phone as an example of an electronic apparatus to which the electro-optical device is applied.

5

[Reference Numerals

	100	electro-optical device
	101	device substrate
	101a	display region
10	102	opposing substrate
	105	liquid crystal (electro-optical material)
	108	counter electrode
	112	scanning lines
	114	data lines
15	116	transistors
	118	pixel electrodes
	119	storage capacitors
	130	scanning-line driving circuit
	140	data-line driving circuit
20	1410	X shift register
	1420	first latch circuit
	1430	second latch circuit
	1440	three-level signal generating circuit
	200	timing-signal generating circuit
25	210	start-pulse generating circuit
	300	data converter circuit
	400	clock-signal supply control circuit

### DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

Best Mode for Carrying Out the Invention]

30

Embodiments of the present invention are described with reference to the drawings.

<Conceptual Assumption>

Before describing an embodiment, the concept of a sub-field, which is an assumption about an electro-optical device according to the present embodiment, will

be described. In general, in liquid crystal displays which use liquid crystal as the electro-optical material, the relationship between an effective voltage value applied to a liquid crystal layer (when a voltage is fixed and a pulse width of an on-voltage is changed) and relative transmissivity (or reflectivity) in, for example, a normally-black mode, in which black is displayed in a no-voltage-applied state, is shown in Fig. 1(a). Specifically, as the effective voltage value applied to a liquid crystal layer increases, the transmissivity also increases nonlinearly and saturates. The relative transmissivity used herein is obtained by normalization in which the minimum value and the maximum value of the amount of transmitted light are set as 0% and 100%, respectively.

It is assumed that the electro-optical device according to the present embodiment <sup>produces a</sup> ~~performs~~ 8-level gray-scale display and that gray-scale (gradation) data, represented by 3 bits, represents the transmissivity shown in the drawings. Concerning intermediate transmissivity, excluding 0% transmissivity and 100% transmissivity, effective voltage values applied to the liquid crystal layer are represented by V1, V2, ..., and V6. Hitherto, these voltages are applied to the liquid crystal layer through data lines. As described in the background art, voltages V1, V2, ..., and V6 corresponding to intermediate gray-scale levels are easily influenced by nonuniformity in characteristics of analog circuits such as a D/A converter circuit and an operational amplifier and by nonuniformity in various wiring resistances. In addition, variations may be often caused in pixels. As a result, it is difficult to <sup>produce a</sup> ~~perform~~ high-quality and high-definition gray-scale display.

In order to solve this problem, first, the electro-optical device according to the present embodiment is configured to select a voltage to be applied instantaneously to the liquid crystal layer from, for example, either voltage VL (= 0) corresponding to an L level or voltage VH corresponding to an H level.

With this arrangement, when voltage VL is applied to the liquid crystal layer over the <sup>time</sup> period of one frame (1f), off-display is performed for the entire period.

Hence, the transmissivity is 0%. When the ratio between a period for applying

voltage VL to the liquid crystal layer and a period for applying voltage VH, within the <sup>time</sup> period of one field, is controlled so that the effective voltage values applied to the liquid crystal layer are V1, V2, ..., and V6, gray-scale display in accordance with the voltages can be <sup>produced</sup> ~~performed~~. When the voltage applied to the liquid crystal layer exceeds V7, the transmissivity is still 100% due to saturation.



When  $V_a$  represents a voltage value at which the transmissivity starts rising from 0%,  $V_1$ ,  $V_2$ , ..., and  $V_6$  can be expressed as  $V_a + (V_1 - V_a)$ ,  $V_a + (V_2 - V_a)$ , ..., and  $V_a + (V_6 - V_a)$ , respectively. In other words, when  $V_d$  represents an effective voltage value corresponding to required transmissivity,  $V_d$  is ~~given by~~ the sum of voltage value  $V_a$  at which the transmissivity starts rising from 0% and  $V_d - V_a$ . As described above, in the present embodiment, the ratio between a <sup>time</sup>period for applying voltage  $V_L$  to the liquid crystal layer and a period for applying voltage  $V_H$  within the period of one frame is controlled, and hence the effective voltage value applied to the liquid crystal layer is  $V_d$ .

10 Second, in the electro-optical device according to the present embodiment, a partial <sup>time</sup>period (first <sup>time</sup>period) of the <sup>time</sup>period of one frame (1f) is reserved as a necessary <sup>time</sup>period for generating an effective voltage value  $V_d - V_a$  in accordance with the gray-scale data, and this <sup>time</sup>period is divided into a plurality of segments. Based on the gray-scale data, it is determined for each segment whether to apply voltage  $V_L$  or voltage  
15  $V_H$  to the liquid crystal layer. In this way, an effective voltage having the value  $V_d - V_a$  is applied to the liquid crystal layer. In the following description, the segments are referred to as sub-fields.

Third, in the electro-optical device according to the present embodiment, it is determined, in the remaining segment (second period: period other than the sub-  
20 fields) within the period of one frame (1f), whether to apply voltage  $V_L$  or voltage  $V_H$  to the liquid crystal layer so that voltage value  $V_a$  at which the transmissivity starts rising from 0% is applied as an effective voltage value to the liquid crystal layer. In the following description, a period for applying voltage  $V_H$  to the liquid crystal layer is referred to as the  $V_{on}$  period, and a period for applying voltage  $V_L$  to the liquid  
25 crystal layer is referred to as the  $V_{off}$  period.

Concerning transmissivity characteristics relative to the voltage applied to the liquid crystal, a threshold voltage  $V_{th}$  varies in accordance with the composition of liquid crystal, the thickness (cell gap) of the liquid crystal layer, or the ambient temperature. The threshold voltage is the necessary voltage applied to the liquid  
30 crystal ~~which is required~~ to obtain 10% transmissivity. In the example shown in Fig. 1(b), the threshold voltage  $V_{th}$  increases in the order of transmissivity characteristics X, Y, and Z. In the case of the transmissivity characteristic X, the necessary effective voltage for gray-scale display is within the range of  $V_{ax}$  to  $V_{bx}$ . In the case of the transmissivity characteristic Z, the necessary effective voltage is within the range of

Vaz to Vbz. The range of the necessary effective voltage for gray-scale display differs according to the type of liquid crystal. Voltage Va differs according to the type of liquid crystal and is a value defined in accordance with the threshold voltage Vth. In other words, the voltage Va changes in accordance with the threshold voltage Vth of the liquid crystal used in the electro-optical device. In contrast, concerning a driving circuit for the electro-optical device, a general-purpose driving circuit for driving various electro-optical devices is desirable.

Fourth, in the electro-optical device according to the present embodiment, within the remaining period (second period T2), the Von period for applying voltage VH to the liquid crystal layer is varied in accordance with the threshold voltage Vth of the liquid crystal used in the electro-optical device.

In Fig. 2, the division of one frame into segments is shown. Fig. 2(a) illustrates that a second period T2 starts immediately after the beginning of one frame, and when the second period ends, a first period divided into sub-fields starts. Fig. 2(b) shows that the Von period and the Voff period in the second period T2 are separated and that the first period T1 is inserted therebetween. Fig. 2(c) illustrates that the second period T2 is dispersed in the first period T1. Since gray-scale display of the liquid crystal is determined in accordance with an effective voltage value applied to the liquid crystal, the sub-fields, the Von period, and the Voff period can be arranged in any manner within one frame.

When the gray-scale data includes 3 bits as shown in Fig. 1(a), the above-described first period T1 is divided into 7 segments, as shown in Fig. 2. The segments are referred to as sub-fields Sf1, Sf2, ..., Sf6, and Sf7 for convenience. It is assumed that the transmissivity characteristic of the liquid crystal used in the electro-optical device is X shown in Fig. 1(b). In this case, it is necessary to apply an effective voltage which corresponds to voltage Vax to the liquid crystal for the second period T2. The effective voltage value is given by a square root obtained by averaging the squares of instantaneous voltage values over one cycle (one frame). The Von period for applying voltage VH is set to the period  $(V_{ax}/V_H)^2$  relative to one frame (1f). Thus, for all pixels, it is possible to at least apply the voltage value Vax as an effective voltage to the liquid crystal layer regardless of the gray-scale data.

When the gray-scale data for a particular pixel is (001) (in other words, when producing a performing gray-scale display in which the transmissivity of the pixel is 14.3%), the

voltage  $V_H$  is applied to the liquid crystal of the pixel for the sub-field  $Sf1$  in the <sup>time</sup> period of one frame (1f). For the other segments, voltage  $V_L (= 0)$  is applied. In this case, the <sup>time</sup> period of the sub-field  $Sf1$  is set as a <sup>time</sup> period for applying the voltage value  $V1-V_{ax}$  as an effective voltage. Application of voltage  $V_H$  only for the sub-field  $Sf1$  in the first <sup>time</sup> period means that voltage value  $V1$  is applied to the liquid crystal as an effective voltage value. Accordingly, <sup>a</sup> gray-scale display in which the transmissivity of the pixel is 14.3% can be <sup>produced</sup> performed.

For example, when the gray-scale data is (010) (that is, when <sup>producing a</sup> performing gray-scale display <sup>with</sup> in which the transmissivity of the pixel is 28.6%), the voltage  $V_H$  is applied to the liquid crystal layer of the pixel for the sub-field  $Sf1$  and the sub-field  $Sf2$  in the <sup>time</sup> period of one frame (1f). At the same time, the voltage  $V_L$  is applied for the remaining segments. The accumulated <sup>time</sup> period of the sub-field  $Sf1$  and the sub-field  $Sf2$  is set as a <sup>time</sup> period <sup>to</sup> for applying the voltage value  $V2-V_{ax}$  as an effective voltage. The effective voltage value applied to the liquid crystal layer for the <sup>time</sup> period of one frame (1f) becomes the voltage  $V2$ . Hence, <sup>a</sup> gray-scale display in which the transmissivity of the pixel is 28.6% can be <sup>produced</sup> performed.

Similarly, when the gray-scale data is (011) (that is, when <sup>producing a</sup> performing gray-scale display <sup>with</sup> in which the transmissivity of the pixel is 42.9%), the voltage  $V_H$  is applied to the liquid crystal layer of the pixel for the sub-fields  $Sf1$  to  $Sf3$  in the <sup>time</sup> period of one frame (1f). At the same time, the voltage  $V_L$  is applied for the remaining segments. The accumulated <sup>time</sup> period of the sub-fields  $Sf1$  to  $Sf3$  is set as a <sup>time</sup> period for applying the voltage value  $V3-V_{ax}$  as an effective voltage. The effective voltage value applied to the liquid crystal layer for the <sup>time</sup> period of one frame (1f) becomes voltage  $V3$ . Hence, <sup>a</sup> gray-scale display in which the transmissivity of the pixel is 42.9% can be <sup>produced</sup> performed. Similarly, the periods of the sub-fields  $Sf4$  to  $Sf7$  are respectively set.

In this manner, the first <sup>time</sup> period is divided into seven sub-fields  $Sf1$ ,  $Sf2$ , ..., and  $Sf7$ . It is determined for each sub-field whether to apply voltage  $V_H$  or voltage  $V_L$  to the liquid crystal layer. For the second <sup>time</sup> period, it is determined whether to apply voltage  $V_L$  or voltage  $V_H$  to the liquid crystal layer so that voltage value  $V_a$  which starts rising from 0% transmissivity <sup>is</sup> applied to the liquid crystal layer as an effective voltage value. As a result, although the voltage applied to the liquid crystal layer has two values, i.e.,  $V_L$  and  $V_H$ , it is possible to <sup>produce a</sup> perform gray-scale display corresponding

to each transmissivity. The structure for achieving this will now be described with reference to the drawings.

<Overall structure>

The electro-optical device according to the present embodiment is a liquid  
 5 crystal device using liquid crystal as the electro-optical material. As described  
 hereinafter, <sup>an element</sup> a ~~device~~ substrate and an opposing substrate are bonded with a  
 predetermined separation, and the separation is filled with liquid crystal, that is, the  
 electro-optical material. In the electro-optical device according to the present  
 embodiment, a semiconductor substrate is used as the <sup>element</sup> ~~device~~ substrate, on which  
 10 transistors for driving pixels and peripheral driving circuits are formed. The electro-  
 optical device in this example divides one frame into the Von period, the sub-fields  
 Sf1 to Sf7, and the Voff period, in order, as shown in Fig. 2(b).

Fig. 3 is a block diagram of the electrical structure of the electro-optical  
 device. In the drawing, a timing-signal generating circuit 200 generates various  
 15 timing signals and clock signals, which are described hereinafter, in accordance with a  
 vertical scanning signal Vs, a horizontal scanning signal Hs, and a dot clock signal  
 DCLK, which are supplied from a high-level apparatus (not shown). First, an  
 alternating current (AC) signal FR is a signal whose level is inverted every frame.  
 Second, an AC drive signal LCOM is a signal whose level is inverted every frame and  
 20 which is applied to a counter electrode on the opposing substrate. The phase of the  
 AC drive signal LCOM lags by one clock <sup>pulse</sup> of a latch pulse LP relative to the AC signal  
 FR. Third, a start pulse DY is a pulse signal which is output at the beginning of the  
 Vo period, the Voff period, and each sub-field. Fourth, a clock signal CLY is a signal  
 which defines a horizontal scanning interval of a scanning side (Y side). Fifth, the  
 25 latch pulse LP is a pulse signal which is output at the beginning of the horizontal  
 scanning interval. The latch pulse LP is output for level transitions (rising and falling)  
 of the clock signal CLY. Sixth, a clock signal CLX is a signal which defines a so-  
 called dot clock.

In a display region 101a on the <sup>element</sup> ~~device~~ substrate, a plurality of scanning lines  
 30 112 is formed extending in the X (row) direction. Also, a plurality of data lines 114 is  
 formed extending in the Y (column) direction. Pixels 110 are formed corresponding  
 to intersections of the scanning lines 112 and the data lines 114 and the pixels are  
 aligned in the form of a matrix. In order to simplify the description, the total number  
 of scanning lines 112 is m, and the total number of data lines 114 is n (where m and n

are integers equal to 2 or greater). Although an  $m \times n$  matrix display device is described in the present embodiment, the present invention is not limited to the present embodiment.

#### <Structure of a pixel>

5           The specific structure of each pixel 110 is, for example, as shown in Fig. 4(a). In this structure, the gate of a transistor (MOSFET) 116 is connected to the scanning line 112, the source is connected to the data line 114, and the drain is connected to a pixel electrode 118. Liquid crystal 105, which is the electro-optical material, is held between the pixel electrode 118 and a counter electrode 108, thereby forming a liquid  
10   crystal layer. As described hereinafter, the counter electrode 108 is a transparent electrode formed on the overall surface of the opposing substrate so that the counter electrode 108 is opposed to the pixel electrode 118. The potential of the counter electrode 108 is maintained at a constant value in general electro-optical devices. In contrast, in the electro-optical device according to the present embodiment, the above-  
15   described AC drive signal LCOM is applied, and ~~hence~~ the level of the potential is inverted every frame. A storage capacitor 119 is formed between the pixel electrode 118 and the counter electrode 108, and the storage capacitor 119 prevents leakage of charge accumulated in the liquid crystal layer. Although the storage capacitor 119 is formed between the pixel electrode 119 and the counter electrode 108, the storage  
20   capacitor 119 can be formed between the pixel electrode 119 and the ground potential GND or between the pixel electrode 119 and a gate line or the like.

          In the structure shown in Fig. 4(a), only one channel-type transistor is used as the transistor 116. Thus, it is necessary to have an off-setting voltage. When the structure in which a P-channel transistor and an N-channel transistor are  
25   complementarily combined, as shown in Fig. 4(b), <sup>the</sup> ~~is used,~~ influence of the off-setting voltage can be cancelled out. In this complementary structure, it is necessary to supply signals at exclusive levels as scanning signals. Hence, two scanning lines 112a and 112b are necessary for a single row of pixels 110.

          Alternatively, the structure of the pixel 110 is shown in Fig. 4(c). In this  
30   example, the data line 114 consists of two data lines 114a and 114b. A data signal is supplied to the data line 114a, whereas an inverted data signal in which the polarity of the data signal is inverted is supplied to the data line 114b. The gates of transistors (MOSFETs) 120 and 121 are connected to the scanning line 112. The source of the

transistor 120 is connected to the data line 114a, and the source of the transistor 121 is connected to the data line 114b. Between the drains of the transistors 120 and 121, inverters 122 and 123 are provided to form a latch circuit. In addition, voltage feeding lines 126 and 127 for feeding the on-voltage  $V_{on}$  and the off-voltage  $V_{off}$ , respectively, are provided. These voltages are selectively applied to the pixel electrode 118 through transfer gates 124 and 125. The transfer gates 124 and 125 are configured to enter an on state when the level of a respective control input terminal is the H level and to enter an off state when the level is the L level.

In this example, when the voltage of the scanning line 112 is at the H level, the transistors 120 and 121 enter an on state. A data signal and an inverted data signal are supplied to control input terminals of the transfer gates 124 and 125, respectively. When the level of the data signal is H level, on-voltage  $V_{on}$  is applied to the pixel electrode 118. When the level is L level, on-voltage  $V_{off}$  is applied to the pixel electrode 118. In contrast, when the voltage of the scanning line 112 is at the L level, the transistors 120 and 121 enter an on state. The immediately preceding state is maintained by the latch circuit (the inverters 122 and 123).

<Start-pulse generating circuit>

As described above, according to the present embodiment, one frame is divided into a first period T1 for applying a two-level voltage to the liquid crystal layer in accordance with the gray-scale data in each sub-field and a second period T2 for applying a two-level voltage to the liquid crystal layer in accordance with the threshold value of the liquid crystal.

The switching among the  $V_{on}$  period, the  $V_{off}$  period, and the sub-fields is controlled by the start pulse DY. The start pulse DY is generated in a timing-signal generating circuit 200. The structure of a start-pulse generating circuit, which is in the timing-signal generating circuit 200, for generating the start pulse DY is described.

Fig. 5 is a block diagram of an example of the structure of the start-pulse generating circuit. As shown in Fig. 5, a start-pulse generating circuit 210 includes a counter 211, a comparator 212, a multiplexer 213, a ring counter 214, a D flip-flop 215, and an OR circuit 216.

The counter 211 counts dot clocks DCLK. An output signal of the OR circuit 216 resets the counter value. At the beginning of a field, a reset signal RSET which is at the H level for the period of one cycle of a dot clock DCLK is supplied to one input

terminal of the OR circuit 216. Thus, the counter value of the counter 211 is at least reset at the beginning of a frame.

The comparator 212 compares the counter value of the counter 211 and an output data value of the multiplexer 213. When both values match each other, the comparator 212 outputs a matching signal which is at the H level. The multiplexer 213 selectively outputs data Don, Ds1, Ds2, ..., Ds7, and Doff based on the count result of the ring counter 214 for counting the number of start pulses DY. The data Don, Ds1, Ds2, ..., Ds7, and Doff correspond to the <sup>time</sup>periods Von, Sf1, Sf2, ..., Sf7, and Voff shown in Fig. 2(b). The data Don is determined in accordance with the threshold voltage Vth of the liquid crystal and can be varied. For example, data Don can be set for each product model of electro-optical devices. Alternatively, the data Don can be adjusted at the time of shipment in order to compensate for variations among products. Also, a control button can be provided so that a user can perform adjustment. When the user operates the control button, the value of the data Don can be changed. In addition, the temperature of the liquid crystal display or the ambient temperature around the liquid crystal display can be detected by a temperature sensor. Based on the detected temperature, the value of the data Don can be changed in accordance with temperature characteristics of the liquid crystal. Since the sum of the value of the data Don and the value of the data Doff is constant, an increase or a decrease in the value of the data Don will cause appropriate change in the value of the data Doff. When the duration of the Von period is changed in accordance with the temperature characteristics of the liquid crystal, the ambient temperature follows the change. As a result, an effective voltage value applied to the liquid crystal can be changed. It is therefore possible to maintain a constant displayable gray scale and contrast ratio even when the temperature changes.

When the counter value of the counter reaches the boundary of the sub-fields, the comparator 212 outputs a matching signal. Since the matching signal is fed back to a reset terminal of the counter 211 through the OR circuit 216, the counter 211 again starts counting at the boundary of the sub-fields. The D flip-flop 215 latches an output signal from the OR circuit 216 using a Y-clock signal YCLK and generates the start pulse DY.

<Scanning-line driving circuit>

Referring back to Fig. 3, the scanning-line driving circuit 130 is a so-called Y shift register. The scanning-line driving circuit 130 transfers the start pulse DY

supplied at the beginning of a sub-field in accordance with the clock signal CLY and exclusively supplies the start pulse DY to the scanning lines 112 one after another as scanning signal, "G1, G2, G3, ..., Gm.

#### <Data-line driving circuit>

5           The data-line driving circuit 140 sequentially latches n two-level signals Ds within a particular horizontal scanning interval, the number n corresponding to the number of data lines 114, and thereafter simultaneously supplies the latched n two-level signals Ds in the subsequent horizontal scanning interval to the corresponding data lines 114 as data signals d1, d2, d3, ..., dn, respectively. The specific structure of the data-line driving circuit 140 is shown in Fig. 6. Specifically, the data-line driving circuit 140 includes an X shift register 1410, a first latch circuit 1420, and a second latch circuit 1430. The X shift register 1410 transfers the latch pulse LP supplied at the beginning of a horizontal scanning interval in accordance with the clock signal CLX and exclusively supplies the latch pulse LP as latch signals S1, S2, S3, ..., Sn one after another. The first latch circuit 1420 sequentially latches the two-level signals Ds at the falling <sup>edge</sup> of latch signals S1, S2, S3, ..., Sn. The second latch circuit 1430 simultaneously latches the two-level signals Ds latched by the first latch circuit 1420 at the falling <sup>edge</sup> of the latch pulse LP and supplies the two-level signals Ds as data signals d1, d2, d3, ..., dn to the data lines 114, respectively.

#### 20           <Data converter circuit>

A data converter circuit 300 will now be described. In order to write the H level or the L level in accordance with a gray-scale level in each of the sub-fields Sf1 to Sf7, some kind of conversion of the gray-scale data which correspond to pixels is necessary. In order to apply the voltage Va, at which the transmissivity characteristic of the liquid crystal starts rising from 0%, as an effective voltage by writing a two-level voltage, it is necessary to apply the H-level voltage to the liquid crystal layer during the Von period.

To this end, the data converter circuit 300 shown in Fig. 3 is provided. Specifically, the data converter circuit 300 converts 3-bit gray-scale data D0 to D2, which is supplied in synchronization with the vertical scanning signal Vs, the horizontal scanning signal Hs, and the dot clock signal DCLK and which corresponds to each pixel, into a two-level signal Ds in each of the sub-fields Sf1 to Sf7. Also, the data converter circuit 300 supplies the H-level two-level signal Ds to each pixel for



the Von period and supplies the L-level two-level signal Ds to each pixel during the Voff period.

In the data converter circuit 300, it is necessary to recognize the present sub-field within one frame or to recognize whether the present period is the Von period or the Voff period. To this end, for example, the following method can be used. Specifically, since AC driving is performed in the present embodiment, the potential of the counter electrode 108 is inverted every frame by the AC drive signal LCOM. A counter for counting the start pulses DY can be provided in the data converter circuit 300, in which the count result is reset by level transitions (rising and falling) of the AC signal FR. By referring to the count result, it is possible to recognize the present sub-field or the like.

The data converter circuit 300 is required to convert the gray-scale data D0 to D2 into two-level signals Ds in accordance with the level of the AC signal FR. Specifically, when the AC signal FR is at the L level, the data converter circuit 300 outputs two-level signals Ds corresponding to the gray-scale data D0 to D2 in accordance with the contents shown in Fig. 7(a). When the AC signal FR is at the H level, the data converter circuit 300 outputs the two-level signals Ds in accordance with the contents shown in Fig. 7(b). In addition, it is necessary to effectively apply the H-level voltage to the liquid crystal layer during the Von period and apply the L-level voltage during the Voff period. For these periods, the data converter circuit 300 outputs the two-level signals Ds shown in Fig. 7 in accordance with the level of the AC signal FR.

The two-level signals Ds are required to be output in synchronization with the operation of the scanning-line driving circuit 130 and the data-line driving circuit 140. Therefore, the start pulse DY, the clock signal CLY in synchronization with horizontal scanning, the latch pulse LP defining the beginning of a horizontal scanning interval, and the clock signal CLX corresponding to the dot clock signal are supplied to the data converter circuit 300. As described above, in the data-line driving circuit 140, the first latch circuit 1420 dot-sequentially latches two-level signals in a particular horizontal scanning interval, and in the subsequent horizontal scanning interval, the second latch circuit 1430 simultaneously supplies the two-level signals as data signals d1, d2, d3, ..., dn to the respective data lines 114. The data converter circuit 300 outputs the two-level signals Ds with a timing preceding the operation of

the scanning-line driving circuit 130 and the data-line driving circuit 140 by one horizontal scanning interval.

# <Operation>

5 The operation of the electro-optical device according to the above-described embodiment will now be described. Fig. 8 is a timing chart for describing the operation of the electro-optical device.

The AC signal FR is a signal whose level is inverted every frame (1f). A start pulse DY is supplied at the beginning of the Von period, the Voff period, and each sub-field.

10 When the start pulse DY is supplied in one <sup>time</sup> frame (1f) in which the AC signal FR is at the L level, the scanning signals G1, G2, G3, ..., Gm are exclusively output one after another for a <sup>time</sup> period (t) based on the clock signal CLY in the scanning-line driving circuit 130 (see Fig. 3). The period (t) is set as a period shorter than the shortest sub-field.

15 The scanning signals G1, G2, G3, ..., Gm each have a pulse width which corresponds to a half period of the clock signal CLY. When the clock signal CLY first rises after the start pulse DY has been supplied, the scanning signal G1 which corresponds to the first scanning line 112 from the top is output, which is delayed at least by a half period of the clock signal CLY. Within a <sup>time</sup> period from the supplying of the start pulse DY to the outputting of the scanning signal G1, one shot (G0) of the latch pulse LP is supplied to the data-line driving circuit 140.

20 The operation in which one shot (G0) of the latch pulse LP is supplied will now be discussed. When one shot (G0) of the latch pulse LP is supplied to the data-line driving circuit 140, the latch signals S1, S2, S3, ..., Sn are exclusively output one after another in a horizontal scanning interval (1H) based on the clock signal CLX in the data-line driving circuit 140 (see Fig. 6). The latch signals S1, S2, S3, ..., Sn each have a pulse width which corresponds to a half period of the clock signal CLX.

30 At the falling <sup>edge</sup> of the latch signal S1, the first latch circuit 1420 shown in Fig. 6 latches the two-level signal Ds for the pixel 110 which corresponds to the intersection of the first scanning line 112 from the top and the first data line 114 from the left. Next, at the falling <sup>edge</sup> of the latch signal S2, the first latch circuit 1420 latches the two-level signal Ds for the pixel 110 which corresponds to the intersection of the first scanning line 112 from the top and the second data line 114 from the left. From this

time onward, the first latch circuit 1420 similarly latches the two-level signal Ds for the pixel 110 which corresponds to the first scanning line 112 from the top and the n-th data line 114 from the left.

Accordingly, the two-level signals Ds for a row of pixels which correspond to the intersections with the first scanning line 112 from the top are dot-sequentially latched by the first latch circuit 1420. It goes without saying that the data converter circuit 300 converts the gray-scale data D0 to D2 for each pixel into the two-level signal Ds and outputs the two-level signal Ds in accordance with a latch timing of the first latch circuit 1420. Since it is assumed that the AC signal FR is at the L level, reference to the table shown in Fig. 7(a) is made. The two-level signal Ds which corresponds to the sub-field Sf1 is output in accordance with the gray-scale data D0 to D2.

When the clock signal CLY falls and the scanning signal G1 is output, the first scanning line 112 from the top, as shown in Fig. 3, is selected. As a result, all the transistors 116 for the pixels 110 which correspond to the intersections with the scanning line 112 are turned on. In contrast, when the clock signal CLY falls, the latch pulse LP is output. With the timing in which the latch pulse LP falls, the second latch circuit 1430 simultaneously supplies the two-level signals Ds which are dot-sequentially latched by the first latch circuit 1420 as the data signals d1, d2, d3, ..., dn to the respective data lines 114. The data signals d1, d2, d3, ..., dn are simultaneously written to the pixels 110 in the first row from the top.

In parallel with the writing, the two-level signals Ds for a row of pixels which correspond to the intersections with the second scanning line 112 from the top, as shown in Fig. 3, are dot-sequentially latched by the first latch circuit 1420.

From this time onward, similar operations are repeated until the scanning signal Gm which corresponds to the m-th scanning line 112 is output. In other words, in a horizontal scanning interval (1H) in which a particular scanning signal Gi (where i is an integer which satisfies  $1 \leq i \leq m$ ) is output, writing of the data signals d1 to dn for a row of pixels 110 which correspond to the i-th scanning line 112 and dot-sequential latching of the two-level signals Ds which correspond to a row of pixels 110 which correspond to the (i+1)th scanning line 112 are performed in parallel. The data signals written to the pixels 110 are maintained until writing is performed for the subsequent sub-field Sf2.

From this time onward, similar operations are repeated until the start pulse DY which defines the beginning of a sub-field is supplied. The data converter circuit 300 (see Fig. 1) converts the gray-scale data D0 to D2 into the two-level signal Ds by referring to the corresponding sub-field item from among the sub-fields Sf1 to Sf7.

During the Von period and the Voff period, writing is similarly performed. In the Von period, the two-level signal Ds is always at the H level. In the Voff period, the level of the two-level signal Ds is always at the L level.

When the AC signal FR is inverted to the H level after one <sup>time</sup> frame has passed, similar operations are repeated for each sub-field. Concerning conversion of the gray-scale data D0 to D2 into the two-level signal Ds, reference to the table shown in Fig. 7(b) is made. In the Von period and the Voff period, reference to the table shown in Fig. 7(b) is made.

Next, a voltage applied to the liquid crystal layer of the pixel 110 by performing the above operation will be described. Fig. 9 is a timing chart describing the gray-scale data and waveforms of voltage applied to the pixel electrode 118 in the pixel 110.

For example, when the AC drive signal LCOM is at the L level, and when the gray-scale data D0~D2 for a particular pixel is (000), as a result of conversion in accordance with the contents shown in Fig. 7(a), as shown in Fig. 9, the H level is written to the pixel electrode 118 in the pixel for the Von period, and the L level is written to the pixel electrode 118 in the pixel for the remaining <sup>time</sup> period. As described above, when the H level is written during the Von period, the effective voltage value applied to the liquid crystal layer is Va. Hence, the transmissivity of the pixel is 0% which corresponds to the gray-scale data (000).

When the gray-scale data D0~D2 for a particular pixel is (100), as a result of conversion in accordance with the contents shown in Fig. 7(a), as shown in Fig. 9, the H level is written to the pixel electrode 118 in the pixel for the Von period and for the sub-fields Sf1 to Sf4, and the L level is written for the subsequent sub-fields Sf5 to Sf7 and for the Voff period. The ratio of the <sup>time</sup> period of the sub-fields Sf1 to Sf4 to one frame (1f) corresponds to (V4-Va), and the ratio of the Von period to one frame (1f) corresponds to (Va). The effective voltage value applied, for one <sup>time</sup> frame, to the pixel electrode 118 in the pixel is V4. Hence, the transmissivity of the pixel is 57.1% which corresponds to the gray-scale data (100). Descriptions of the other gray-scale data will be omitted.

When the gray-scale data D0 to D2 for a particular pixel is (111), as a result of conversion in accordance with the contents shown in Fig. 7(a), as shown in Fig. 9, the H level is written over one <sup>time</sup> frame (1f) except for the Voff period. The transmissivity of the pixel is 100% which corresponds to the gray-scale data (111).

5 When the AC drive signal LCOM is at the H level, an inverted level, compared with the case of the H level, is applied to the pixel electrode 118. When the average value of the H level and the L level is used as a reference voltage, and when the AC drive signal LCOM is at the H level, the polarity of a voltage applied to each liquid crystal layer is the inverse of the voltage applied when the AC drive signal  
10 LCOM is at the L level, and absolute values of the two voltages are equal. Thus, application of a direct current (DC) component to the liquid crystal layer is prevented. As a result, deterioration of the liquid crystal 105 is prevented.

According to the electro-optical device of the present embodiment, one <sup>time</sup> frame (1f) is divided into the sub-fields Sf1 to Sf7 in accordance with voltage ratios of gray-scale characteristics. By writing the H level or the L level to pixels for each sub-field, the effective voltage value in one <sup>time</sup> frame is controlled. The data signals d1 to dn supplied to the data lines 114 are at the H level or the L level, i.e., two levels. Thus, peripheral circuits such as driving circuits do not require circuits such as a high-accuracy D/A converter circuit and an operational amplifier for processing analog  
15 signals. In this way, the circuit configuration is substantially simplified, and the cost of the overall device is reduced. Since the data signals d1 to dn supplied to the data lines 114 have two levels, display unevenness due to nonuniformity in device characteristics and wiring resistances does not occur. According to the electro-optical device of the present embodiment, <sup>a</sup> high-quality and high-definition gray-scale display can be <sup>produced</sup> ~~performed~~.  
20

Apart from the sub-fields, the Von period and the Voff period are allocated within one <sup>time</sup> frame, and the duration of the Von period can be adjusted by the voltage Va at which the transmissivity characteristics of the liquid crystal starts rising. Accordingly, the embodiment can be applied to electro-optical devices using various  
25 types of liquid crystal, thereby increasing the versatility of the device.  
30

In the above embodiment, the level of the AC drive signal LCOM is inverted with a <sup>time</sup> period of one frame. However, the present invention is not limited to this embodiment. For example, the level inversion with a <sup>time</sup> period of two or more frames can be performed. In the above-described embodiment, the data converter circuit 300

detects the present sub-field by counting the start pulses DY and by resetting the count result in accordance with transitions of the AC signal FR. When the level of the AC signal FR is inverted with a period of two <sup>time</sup> frames, it is necessary to supply some kind of a signal for defining a frame.

5 A voltage applied to each pixel may be shifted due to characteristics of the transistor 116, the storage capacitor 119, and the capacitance of the liquid crystal. In such cases, the voltage LCOM applied to the counter electrode 110 may be shifted in accordance with a voltage shifted amount.

#### 10 <Application (1)>

In the above-described embodiment, it is necessary to complete writing for each sub-field within the <sup>time</sup> period (t) which is shorter than the minimum sub-field. At the same time, in the above-described embodiment, <sup>by</sup> 8-level gray-scale display is ~~performed~~ <sup>produced</sup>. In order to increase the number of levels in the gray-scale display, such as 15 16-level gray-scale display, 64-level gray-scale display, and the like, it is necessary to further shorten the <sup>time</sup> period of each sub-field and to complete writing for each sub-field within a shorter period of time.

Since the driving circuits, and particularly the X shift register 1410 in the data-line driving circuit 140, operate in the vicinity of an upper limit, it is impossible to 20 increase the number of levels in the gray-scale display if the structure remains unaltered. An application is described in which improvements in this regard are made.

Fig. 10 is a block diagram of the structure of a data-line driving circuit in an electro-optical device according to the application. In this diagram, an X shift register 25 1412 is similar to the X shift register 1410 shown in Fig. 6 in transferring the latch pulse LP in accordance with the clock signal CLX. The X shift register 1412 differs from the X shift register 1410 in that the number of stages is reduced to half. In other words, it is assumed that an integer p satisfies  $n = 2p$ . The X shift register 1412 sequentially outputs the latch signals S1, S2, ..., Sp.

30 In this application, a two-level signal is supplied using two different lines, that is, a two-level signal Ds1 to be supplied to the odd-numbered data lines 114 from the left and a two-level signal Ds2 to be supplied to the even-numbered data lines 114. Concerning a first latch circuit 1422, a section for latching the two-level signal Ds1 which corresponds to the odd-numbered data lines 114 is paired with a section for

latching the two-level signal Ds2 which corresponds to the remaining even-numbered data lines 114, thus simultaneously performing latching at the falling of a single latch signal.

According to the data-line driving circuit 140, as shown in Fig. 11, the two-level signals Ds1 and Ds2 for two pixels are simultaneously latched by each of the latch signals S1, S2, S3, ... It is thus possible to reduce the necessary horizontal scanning interval to half while maintaining the frequency of the clock signal CLX as that in the above-described embodiment. Based on "n" which corresponds to the total number of data lines 114, the number of stages in a unit circuit which forms the X shift register 1412 can be reduced to "p" which is half of "n". Hence, the structure of the X shift register 1412 can be simplified compared with the X shift register 1410 (shown in Fig. 6).

Since the number of stages in a unit circuit which forms the X shift register 1412 is reduced to half, if the necessary horizontal scanning interval is the same, it means that the clock signal CLX can be reduced to half. With the same horizontal scanning interval, it is possible to reduce power consumption in accordance with an operating frequency.

According to this application, the number of sections in the first latch circuit 1422 for simultaneously latching signals using the latch signals is "2". It is also possible to use "3" or greater. In this case, two-level signals are supplied using different lines in accordance with the number of sections.

#### <Application (2)>

In the above-described embodiment, writing for the Von period, the Voff period, and each sub-field are completed within the <sup>time</sup> period (t). Concerning a particular sub-field, in a <sup>time</sup> period from the completion of writing to the beginning of the subsequent sub-field, only the operation of maintaining a voltage written in the liquid crystal layer of each pixel is performed.

In contrast, the clock signal CLX having an extremely high frequency is supplied to the foregoing drive circuits, particularly to the data-line driving circuit 140. In general, shift registers are provided with numerous clocked inverters in which a clock signal is input to the gate thereof. In view from the timing-signal generating circuit 200 which is the supply source of the clock signal CLX, the X shift register 1410 (1412) is a capacitive load.

When the clock signal CLX is supplied within the <sup>time</sup> period <sup>to</sup> for performing the above-described maintaining operation, the power is purposelessly consumed by the capacitive load. As a result, the power consumption is increased. An application will now be described in which improvements in this regard are made.

5 In this application, a clock-signal supply control circuit 400 shown in Fig. 12 is inserted before the clock signal CLX output from the timing-signal generating circuit 200 reaches the X shift register 1410 (1420). The clock-signal supply control circuit 400 includes an RS flip-flop 402 and an AND circuit 404. Concerning the RS flip-flop 402, the start pulse DY is input to a set input terminal S and the scanning  
10 signal Gm is input to a reset input terminal R. The AND circuit 404 obtains the AND signal of the clock signal CLX supplied from the timing-signal generating circuit 200 and a signal output from an output terminal Q of the RS flip-flop 402 and supplies the AND signal as the clock signal CLX to the X shift register 1410 (1420) in the data-line driving circuit 140.

15 Concerning the clock-signal supply control circuit 400, when the start pulse DY is supplied at the beginning of a particular sub-field, the RS flip-flop 402 is set, and the signal output from the output terminal Q becomes the H level. As a result, the AND circuit 404 opens. As shown in Fig. 13, the supply of the clock signal CLX to the X shift register 1410 (1420) starts. Concerning the data-line driving circuit 140, in  
20 response to the latch pulse LP which is supplied thereto immediately thereafter, dot-sequential latching of the two-level signals is performed by the first latch circuit 1420 (1422).

After the supply of the clock signal CLX is started by the start pulse DY, when the scanning signal Gm for selecting the last (m-th from the top) scanning line 112 in  
25 the sub-field is supplied, the RS flip-flop 402 is reset. The signal output from the output terminal Q of the RS flip flop 402 becomes the L level. Hence, the AND circuit 404 is closed. As shown in Fig. 13, the supply of the clock signal CLX to the X shift register 1410 (1412) is interrupted. Since the two-level signals for a row of pixels which correspond to the intersections with the m-th scanning line 112 are  
30 latched prior to the supply of the scanning signal Gm, no problem is caused if the clock signal CLX is interrupted until the beginning of the subsequent sub-field. In Fig. 13, since the frequency of the clock signal CLX is much higher than the frequency of the clock signal CLY, only the envelope of the clock signal CLX is shown.



With provision of the clock-signal supply control circuit 400, the clock signal CLX is supplied to the X-shift register 1410 (1420) only when necessary. It is possible to suppress the power consumption caused by the capacitive load.

Alternatively, a similar clock-signal supply control circuit can be provided for the clock signal CLY at the Y-side. The frequency of the clock signal CLY is much lower than that of the clock signal CLX at the X-side, and hence no serious problem is caused by the power consumption caused by the capacitive load at the Y-side compared with the X-side.

#### 10 <Application (3)>

In the above-described embodiment and in the applications (1) and (2), the AC drive signal LCOM which is a two-level signal is applied to the counter electrode 108. This is done to prevent DC components being applied to the liquid crystal 105. In contrast, in an application (3), the potential of the counter electrode 108 is fixed at a reference potential Vref which is determined in advance, and the liquid crystal 105 is AC-driven.

An electro-optical device in the application (3) has the same structure as the electro-optical device of the above-described embodiment except for the fact that the AC drive signal LCOM generated by the timing-signal generating circuit 200 is fixed at the reference potential Vref, that the two-level signal Ds, which is an output signal of the data converter circuit 300, always outputs a logical level shown in a truth table (when FR = L) of Fig. 7(a) (that is, when FR = H, the two-level signal Ds shown in Fig. 7(a) is output), and that a three-level signal generating circuit 1440 for generating a three-level signal is included in the data-line driving circuit 140.

Fig. 14 is a circuit diagram of the three-level signal generating circuit 1440. The three-level signal generating circuit 1440 is provided at the subsequent stage of the second latch circuit 1430 shown in Fig. 6 or Fig. 10. The three-level signal generating circuit 1440 converts the output signals d1, d2, d3, ..., dn of the second latch circuit 1430, which undergo transitions between the H level and the L level, into three-level signals and outputs the three-level signals as data signals d1', d2', d3', ..., dn' to the respective data lines 114.

As shown in Fig. 14, the three-level signal generating circuit 1440 consists of switch SW1 and n switches SW21, SW22, SW23, ..., SW2n. From a voltage source (not shown), a reference potential Vref, a positive voltage +V at a positive polarity

side, and a negative voltage  $-V$  at a negative polarity side, the positive voltage  $+V$  and the negative voltage  $-V$  being given with the reference potential  $V_{ref}$  at the center, are supplied to the three-level signal generating circuit 301. The switch SW1 is controlled by the AC signal FR. If the logical level of the AC signal FR is the H level, the switch SW1 selects the negative voltage  $-V$ . If the logical level is the L level, the switch SW1 selects the positive voltage  $+V$ .

The signals  $d_1, d_2, d_3, \dots, d_n$  are supplied to control terminals of the switches SW21, SW22, SW23, ..., SW2n, respectively. When the level of the respective control terminal is the H level, the switches SW21 to SW2n each select an output signal of the switch SW1. When the level of the control terminal is the L level, the switches SW21 to SW2n each select the reference potential  $V_{ref}$ . Accordingly, the three-level data signals  $d_1', d_2', d_3', \dots, d_n'$  can be produced digitally without using an analog circuit such as an amplifier.

With the above arrangement, when the AC signal FR is at the H level, the negative voltage  $-V$  is supplied to one input terminal of each of the switches SW21 to SW2n. In this case, when the output signals  $d_1$  to  $d_n$  of the second latch circuit 1430 are at the H level, the switches SW21 to SW2n select the negative voltage  $-V$ . When the output signals  $d_1$  to  $d_n$  are at the L level, the switches SW21 to SW2n select the reference potential  $V_{ref}$ . Thus, when the output signals  $d_1$  to  $d_n$  are at the H level, the data signals  $d_1'$  to  $d_n'$  become active, and pixels are to be turned on during the period.

In contrast, when the AC signal FR is at the L level, the positive voltage  $+V$  is supplied to one input terminal of each of the switches SW21 to SW2n. In this case, when the output signals  $d_1$  to  $d_n$  of the second latch circuit 1430 are at the H level, the switches SW21 to SW2n select the positive voltage  $+V$ . If the output signals  $d_1$  to  $d_n$  are at the L level, the switches SW21 to SW2n select the reference potential  $V_{ref}$ . Thus, when the output signals  $d_1$  to  $d_n$  are at the H level, the data signals  $d_1'$  to  $d_n'$  become active, and pixels are to be turned on during the period.

Fig. 15 is a timing chart showing gray-scale data and waveforms of signals applied to the pixel electrode 118 in the electro-optical device of the application (3).

Fig. 15 corresponds to Fig. 9. As shown in the drawing, the waveform of a signal (in this example, the data signal  $d_1'$ ) applied to the pixel electrode 118 swings to the negative polarity side, with the reference potential  $V_{ref}$  at the center, in a first frame 1f, whereas the waveform swings toward the positive polarity side in a second frame 2f. It is adjusted that the absolute value of a voltage at the negative polarity side and

the absolute value of a voltage at the positive polarity side are of the same value  $V$ . In view of the combination of the first frame 1f and the second frame 2f, a DC voltage is not applied to the liquid crystal 108.

The duration of the Von period is obtained in accordance with the threshold value of the transmissivity characteristics. Thus, even when the waveform of the signal applied to the pixel electrode 118 is inverted periodically, the voltage in accordance with the threshold value of the transmissivity characteristics is effectively applied. Since the periods for applying the positive voltage  $+V$  and the negative voltage  $-V$  relative to the reference potential  $V_{ref}$  are adjusted in accordance with the gray-scale data, the voltage in accordance with the gray-scale data is effectively applied to the liquid crystal 105. In other words, although the applied waveform has three levels, a two-level signal which turns on or off a pixel is applied to the liquid crystal 105, if the voltage applied to the liquid crystal 105 is regarded effectively. In this regard, the electro-optical device of the application (3) is similar to the electro-optical device of the above-described embodiment.

According to the electro-optical device of the application (3), as in the above-described embodiment, the signal which turns on or off each pixel has two levels. Hence, it is not necessary to have a circuit such as a high-accuracy D/A converter or an operational amplifier for processing analog signals in a peripheral circuit such as a driving circuit. In addition, apart from the sub-fields, the Von period and the Voff period are allocated within one frame, and the duration of the Von period is adjusted by the voltage  $V_a$  at which the transmissivity characteristic of the liquid crystal starts rising. Accordingly, the application (3) can be applied to electro-optical devices using various types of liquid crystal, thereby increasing the versatility of the device.

A voltage applied to each pixel may be shifted by characteristics of the transistor 116, the storage capacity 119, and the capacitance of the liquid crystal 105. In such a case, it is preferable that the reference potential  $V_{ref}$ , which is to be applied to the counter electrode 110 as the AC drive signal LCOM, be shifted from the central voltage (voltage when  $d_1$  to  $d_n$  are at the L level) in accordance with the shifted amount.

<Overall structure of liquid crystal display>

The structure of the electro-optical device according to the above-described embodiment and the applications will now be described with reference to Figs. 16 and

17. Fig. 16 is a plan view of the structure of an electro-optical device 100. Fig. 17 is a sectional view taken along the line A-A' of Fig. 16.

As shown in the drawings, the structure of the electro-optical device 100 includes <sup>an element</sup> ~~a device~~-substrate 101 on which the pixel electrodes 118 are formed and an opposing substrate 102 on which the counter electrode 108 is formed. The ~~device~~ <sup>element</sup> substrate 101 and the opposing substrate 102 are bonded with a predetermined separation by a sealing section 104, and the separation is filled with the liquid crystal 105 as the electro-optical material. In fact, the sealing section 104 has a notch. The liquid crystal 105 is injected through the notch, and subsequently the sealing section 104 is sealed by a sealant (not shown in the drawings).

As described above, since the <sup>element</sup> ~~device~~ substrate 101 is a semiconductor substrate, the <sup>element</sup> ~~device~~-substrate 101 is opaque. For this reason, the pixel electrodes 118 are formed of reflective metal such as aluminum. As a result, the electro-optical device 100 is used as a reflection-type device. In contrast, the opposing substrate 102 is formed of glass or the like, and hence the opposing substrate 102 is transparent.

A light-blocking film 106 is provided in a region inside the sealing section 104 and outside the display region 101a. In the region in which the light-blocking film 106 is formed, the scanning-line driving circuit 130 is formed in a region 130a, and the data-line driving circuit 140 is formed in a region 140a. In other words, the light-blocking film 106 prevents light from entering into the driving circuits formed in these regions. Together with the counter electrode 108, the AC drive signal LCOM is applied to the light-blocking film 106. In the region in which the light-blocking film 106 is formed, a voltage applied to the liquid crystal layer is substantially zero.

Hence, the device is in the same display state as a no-voltage-applied state of the pixel electrodes 118.

On the <sup>element</sup> ~~device~~ substrate 101, a plurality of connection terminals is formed in a region 107 outside the region 140a in which the data-line driving circuit 140 is formed, with a separation from the sealing section 104. Control signals and power are input to the region 107 from the outside.

Concerning the counter electrode 108 on the opposing substrate 102, electrical conduction is established with the light-blocking film 106 and the connection terminals on the device substrate <sup>(cm)</sup> 101 by conductive material (not shown) which is provided in at least one corner of four corners at which the counter electrode 108 is bonded to the substrate 102. In other words, the AC drive signal LCOM is applied

through the connection terminals provided on the <sup>element</sup> ~~device~~ substrate 101 to the light-blocking film 106, and supplied to the counter electrode 108 through the conductive material.

In accordance with the usage of the electro-optical device 100, for example, when the electro-optical device 100 is a direct-viewing-type device, first, color filters which are aligned in stripes or in the form of a mosaic or a triangle are provided on the opposing substrate 102. Second, for example, a light-blocking film (black matrix) made of metal material or resin is formed on the opposing substrate 102. For example, when the usage is to modulate colored light rays, that is, when the electro-optical device 100 is used as a light valve of a projector which will be described below, color filters are not formed. When the electro-optical device 100 is a direct-viewing-type device, a front light unit for irradiating the electro-optical device 100 with light from the opposing substrate 102 side is provided if necessary. On electrode-forming surfaces of the <sup>element</sup> ~~device~~ substrate 101 and the opposing substrate 102, alignment layers (not shown) which are rubbed in predetermined directions are formed, respectively, defining alignment directions of liquid crystal molecules in a no-voltage-applied state. At the opposing substrate 101 side, a polarizer (not shown) in accordance with the alignment direction is formed. If macromolecular dispersed liquid crystal in which the liquid crystal is dispersed as microparticles in a macromolecule is used as the liquid crystal 105, the above alignment layers and the polarizer become unnecessary. As a result, the efficiency in light utilization is increased. It is therefore advantageous in increasing luminance and reducing power consumption.

#### 25 <Application (4)>

In the above-described embodiment, both the Von period and the Voff period are provided within one frame. Alternatively, only the Von period can be provided. An embodiment of this is described below. Descriptions of the common portions with the above-described embodiment are omitted. The present embodiment has the same structure as that in the above-described embodiment except for the fact that only the Von period is provided.

For example, when the gray-scale data is 000, the two-level signals Ds which turn off a pixel are output in all the sub-fields. When the gray-scale data is 001, the two-level signal Ds at a level at which a pixel is turned on is output in the sub-field

$V_{on}$   
 S<sub>f0</sub>. Concerning the gray-scale data above these data, every time the value of the gray-scale data increases by 1, the number of the sub-fields in which the two-level signal Ds for turning on a pixel is output increases by 1.

5 In the sub-field  $V_{on}$  S<sub>f0</sub>, when the gray-scale data is 001 or greater, the two-level signal Ds which turns on a pixel regardless of the gray-scale data  $V_{on}$  is output. This two-level signal Ds is output from the data converter circuit 300 to the data-line driving circuit 140 in order to apply an effective voltage of about the threshold value  $V_a$  shown in Fig. 1(a) to the pixel. The duration of the sub-field  $V_{on}$  S<sub>f0</sub> is determined in order that, when application of the predetermined voltage  $V_H$  is maintained for the period of the sub-field  $V_{on}$  S<sub>f0</sub>, an effective voltage of about the threshold value  $V_a$  is applied to the pixel. Although the sub-fields other than the sub-field  $V_{on}$  S<sub>f0</sub> can be of nonuniform duration in order to compensate for non-linear voltage/transmissivity characteristics of the liquid crystal, the sub-fields S<sub>f1</sub> to S<sub>f7</sub> except for the sub-field  $V_{on}$  S<sub>f0</sub> are of the equal duration in the present embodiment in order to simplify the circuit configuration of a control system.

15

In the application (4), when the gray-scale data is 000, a voltage which turns off the pixel is applied for the period of the sub-field  $V_{on}$  S<sub>f0</sub>. However, it is also possible to apply a voltage which turns on the pixel for the period of the sub-field  $V_{on}$  S<sub>f0</sub> as in the other gray levels. This is because there is no difference in the transmissivity between the two cases since the effective voltage applied to the liquid crystal for the period of  $V_{on}$  S<sub>f0</sub> is  $V_a$ . In Fig. 18, a timing chart illustrating a case in which a voltage which turns on the pixel is applied for the period of  $V_{on}$  S<sub>f0</sub>.

20

When the gray-scale data is 000, and when a voltage which turns off the pixel is applied for the period of  $V_{on}$  S<sub>f0</sub>, it is possible to reduce power consumption and enhance contrast. When applying a voltage which turns on the pixel, the circuit configuration is simplified.

25

The present embodiment is, of the embodiment which is illustrated in the first place,

30 <Others>

In the embodiments, the <sup>element</sup>device substrate 101 forming the electro-optical device is a semiconductor substrate, and the transistors 116 connected to the pixel electrodes 118 and components of the driving circuits are formed of MOSFETs. However, the present invention is not limited to these embodiments. For example, the

element  
 device-substrate 101 can be an amorphous substrate made of glass or quartz. A semiconductor thin film can be deposited on the <sup>element</sup>device-substrate 101, and hence a TFT can be formed. When the using TFT in this manner, a transparent substrate can be used as the <sup>element</sup>device-substrate 101.

5            Apart from the liquid crystal, an electroluminescence device or the like can be used as the electro-optical material. The present invention can be applied to devices which perform display using electro-optical effects.

→ In the case of organic EL devices, AC driving such as the liquid crystal and  
 → polarity inversion are unnecessary.

10           In other words, the present invention is applicable to electro-optical devices which are constructed similarly to the above-described structure, and particularly to all electro-optical devices which perform gray-scale display using pixels performing two-level (on or off) display.

#### 15           <Electronic apparatus>

A few examples of using the above-described liquid crystal display in specific electronic apparatuses will now be described.

#### 20           <1: Projector>

20           A projector which uses the electro-optical device according to the embodiments is described. Fig. 19 is a plan view of the structure of the projector. As shown in the drawing, a polarizing illumination device 1110 is disposed along a system optical axis PL in a projector 1100. Concerning the polarizing illumination device 1110, light emitted from a lamp 1112 enters a first integrator lens 1120 as  
 25           luminous fluxes which are substantially parallel to one another by reflection from a reflector 1114. In this manner, the light emitted from the lamp 1112 is divided into a plurality of intermediate luminous fluxes. The intermediate luminous fluxes are converted into polarized luminous fluxes of a single type (s-polarized luminous fluxes) in which polarization directions are substantially aligned by a polarization  
 30           conversion element 1130 which includes a second integrator lens at the light-incident side. The s-polarized luminous fluxes are emitted from the polarizing illumination device 1110.

The s-polarized luminous fluxes are reflected by an s-polarized luminous flux reflector 1141 of a polarization beam splitter 1140. Of the reflected luminous fluxes,

the blue light flux (B) is reflected by a blue-light reflecting layer of a dichroic mirror 1151, and the reflected light is modulated by a reflection-type electro-optical device 100B. Of the luminous fluxes which pass the blue-light reflecting layer of the dichroic mirror 1151, the red light flux (R) is reflected by a red-light reflecting layer of a dichroic mirror 1152, and the reflected light is modulated by a reflection-type liquid electro-optical device 100R. At the same time, of the luminous fluxes which pass the blue-light reflecting layer of the dichroic mirror 1151, the green light flux (G) passes through the red-light reflecting layer of the dichroic mirror 1152 and is modulated by a reflection-type electro-optical device 100G.

In this manner, red light, green light, and blue light which are modulated by the electro-optical devices 100R, 100G, and 100B are sequentially combined by the polarization beam splitter 1140, and the combined light is projected onto a screen 1170 by a projecting optical system 1160. Since the luminous fluxes corresponding to primary colors R, G, and B enter the electro-optical devices 100R, 100B, and 100G through the dichroic mirrors 1151 and 1152, color filters are unnecessary.

## <2: Mobile computer>

An example in which the above-described electro-optical device is applied to a mobile personal computer will now be described. Fig. 20 is a perspective view of the structure of the personal computer. In the drawing, a computer 1200 includes a main unit 1204 including a keyboard 1202 and a display unit 1206. The display unit 1206 includes a front light unit in front of the above-described electro-optical device 100.

With this arrangement, the electro-optical device 100 is used as a reflecting direct-viewing-type device. Concerning the pixel electrodes 118, it is preferable that concavity and convexity be formed so that the reflected light scatters in various directions.

## <3: Cellular phone>

An example in which the above-described electro-optical device is applied to a cellular phone will now be described. Fig. 21 is a perspective view of the structure of the cellular phone. In the drawing, a cellular phone 1300 includes a plurality of operation buttons 1302, an earpiece 1304, a mouthpiece 1306, and the electro-optical device 100. If necessary, a front light unit is provided in front of the electro-optical device 100. With this arrangement, the electro-optical device 100 is used as a



reflecting direct-viewing-type device. Concerning the pixel electrodes 118, it is preferable that concavity and convexity be formed.

Concerning the electronic apparatuses, examples other than those described with reference to Figs. 19 to 21 may be given. These examples include a liquid crystal television, a viewfinder-type or a monitor-direct-viewing-type video cassette recorder, a car navigation system, a pager, an electronic notebook, an electronic calculator, a word processor, a workstation, a video phone, a POS terminal, and a device with a touch panel. Needless to say, the electro-optical device according to the embodiments and the applications is applicable to these various types of electronic apparatuses.

As described above, according to the present invention, a signal applied to data lines has two levels, and hence high-quality gray-scale display can be performed. In addition, the present invention can be applied to various types of electronic apparatuses using a simple structure.

# DRIVING METHOD AND DRIVING CIRCUIT FOR ELECTRO-OPTICAL DEVICE, ELECTRO-OPTICAL DEVICE, AND ELECTRONIC APPARATUS

## BACKGROUND OF THE INVENTION

### 1. Field of Invention

5        [0001] The present invention relates to driving methods and driving circuits for electro-optical devices which perform gray-scale display control using pulse-width modulation, electro-optical devices, and electronic apparatuses.

### 2. Description of Related Art

10        [0002] Electro-optical devices, such as liquid crystal displays using liquid crystal as electro-optical material, are widely used as display devices in place of cathode-ray tubes (CRTs) in display devices of various information processing apparatuses and in liquid crystal televisions.

15        [0003] By way of example, a conventional electro-optical device has the following structure. Specifically, the conventional electro-optical device includes an element substrate on which pixel electrodes aligned in the form of a matrix and switching devices such as TFTs (Thin Film Transistors) connected to the pixel electrodes are provided, an opposing substrate on which counter electrodes opposed to the pixel electrodes are formed, and liquid crystal, i.e., electro-optical material, filled between the two substrates. With this arrangement, when a scanning signal is  
20        supplied to the switching devices via scanning lines, the switching devices become active. In this active state, when an image signal with a voltage in accordance with a gray-scale level is supplied to the pixel electrodes through data lines, a charge in accordance with the voltage of the image signal is accumulated in the liquid crystal layer between the pixel electrodes and the counter electrodes. When the switching  
25        devices enter an off state after the charge has been accumulated, the accumulated charge in the liquid crystal layer is maintained by the capacitance of the liquid crystal layer and by storage capacitors. Accordingly, when the switching devices are driven to control the amount of charge accumulated in accordance with the gray-scale level, alignment of the liquid crystal varies according to each pixel, that is, the gray-scale  
30        level varies according to each pixel. As a result, gray-scale display can be performed.

      [0004] It is only necessary to accumulate charge in the liquid crystal layer of each pixel for a partial time period. First, a scanning-line driving circuit sequentially selects each scanning line. Second, a data-line driving circuit sequentially selects each

data line within the scanning-line selection time period. Third, an image signal with a voltage in accordance with a gray scale is sampled on the selected data line. As a result, time-division multiplexing driving in which the scanning line and the data line are shared by a plurality of pixels is made possible.

#### SUMMARY OF THE INVENTION

[0005] An analog image signal in accordance with the gray scale is supplied to the data line. . It is necessary to provide a D/A converter circuit and an operational amplifier in a peripheral circuit of the electro-optical device. This increases cost of the overall device. However, display unevenness is caused by nonuniformity in characteristics of the D/A converter circuit and the operational amplifier and by nonuniformity in various wiring resistances. It is therefore difficult to create a high-quality display. In particular, this problem becomes noticeable with high-definition display.

[0006] Concerning electro-optical material such as liquid crystal, the relationship between the applied voltage and transmissivity differs according to the type of electro-optical material. Therefore with a driving circuit for driving electro-optical devices, a general-purpose driving circuit for driving various types of electro-optical devices is desirable.

[0007] In view of the above design problems, it is an object of the present invention to provide an electro-optical device that produces a high-quality and high-definition gray-scale display, a driving method and a driving circuit therefor, and an electronic apparatus using the electro-optical device.

[0008] In order to achieve the above objects, a first invention is a driving method for an electro-optical device which creates a gray-scale display of a plurality of pixels arranged in the form of a matrix. The driving method is characterized by a first time period which is part of a single time frame that is in turn divided into a plurality of sub-fields, and in each sub-field, turning on or off of each pixel is controlled in accordance with a gray level of the pixel. In a second time period which is the remaining period of the single time frame, the pixels are turned on or off in accordance with a threshold voltage of a transmissivity characteristic relative to a voltage applied to electro-optical material used in the electro-optical device.

[0009] According to the first invention, in the first time period of the single time frame, the period for turning on (or off) of a pixel is pulse-width modulated in

accordance with the gray-scale of the pixel. As a result, gray-scale display using effective-value control is performed. In each sub-field, it is only necessary to designate turning on or off of the pixel.

[0010] In the first embodiment of the invention, the signals applied to the pixels are digital signals. Thus, any display unevenness due to nonuniformity in device characteristics and wiring resistances is prevented. As a result, a high-quality and high-definition gray-scale display can be produced. Also, in the second time period, turning on/off of the pixel is controlled in accordance with the threshold voltage of the electro-optical material. Even with differences in the composition of cell gap, or temperature characteristic of the liquid crystal, it is possible to apply an appropriate voltage to the electro-optical material for the second time period. As a result, the difference in the material characteristics can be absorbed in the second time period. The second period is not necessarily continuous and can be dispersed within the single time frame.

[0011] In this first embodiment of the invention, the single frame is used as a time period required to form a single rastered picture by performing, horizontal scanning and vertical scanning in synchronization with a horizontal scanning signal and a vertical scanning signal.

[0012] According to an aspect of the first embodiment of the invention, the pixels are provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines. When scanning signals are supplied to the respective scanning lines, the pixels are turned on/off in accordance with voltages applied to the data lines. In the first time period, the scanning signals are sequentially supplied to the respective scanning lines of every sub-field. Each signals designating turning on or off of each pixel in accordance with a gray scale of the pixel, are supplied to the respective data lines which correspond to the respective pixels. In the second time period, the scanning signals are sequentially supplied to the respective scanning lines. A signal designating turning on or off of the pixels, in accordance with the threshold value of the transmissivity characteristic relative to the voltage applied to the electro-optical material, is supplied to the data lines. In this aspect, the above operation is performed for all the pixels.

[0013] Preferably, the second time period includes an on period for turning on all the pixels and an off-period for turning off all the pixels, and the length of the

on-period is determined in accordance with the threshold value of the transmissivity characteristic relative to the voltage applied to the electro-optical material. In addition, a temperature may be detected, and the length of the on-period in the second time period may be determined in accordance with the detected temperature. In this case, even when the threshold value of the transmissivity characteristic changes in accordance with a change in the ambient temperature, it is possible to appropriately change the on-period. Concerning the detection of temperature, the temperature of the electro-optical device can be directly detected, or indirectly by measuring the ambient temperature around the electro-optical device. In other words, the detection of temperature measures a temperature change which influences the characteristics of the electro-optical material.

[0014] In order to achieve the above objects, a second embodiment of the invention is a driving circuit for an electro-optical device, which drives pixels including pixel electrodes, provided corresponding to respective intersections of a plurality of scanning lines, and a plurality of data lines and switching devices for establishing conduction between the data lines and the pixel electrodes when scanning signals are supplied to the scanning lines. The driving circuit includes a scanning-line driving circuit for sequentially supplying, in a first time period forming part of a single time frame, the scanning signals to the respective scanning lines every sub-field which is obtained by dividing the first time period. In a second time period of the single time frame, excluding the first time period, the scanning-line driving circuit sequentially supplies the scanning signals, which make the switching devices active, to the respective scanning lines. A data-line driving circuit supplies, in the first time period, signals each designating turning on or off of each pixel, in accordance with a gray level of the pixel every sub-field to the data lines which correspond to the pixels within a period for supplying the scanning signals to the scanning lines corresponding to the pixels. In the second time period, the data-line driving circuit supplies a signal which activates turning on or off of the pixels in accordance with a threshold value of a transmissivity characteristic, relative to a voltage applied to electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.

[0015] According to the second embodiment of the invention, for reasons similar to those described in the first embodiment, the signals supplied to the pixels are digital signals. Thus, display unevenness due to nonuniformity in device characteristics and wiring resistances is prevented. As a result, a high-quality and

high-definition gray-scale display can be produced. Also, in the second time period, turning on/off of the pixel is controlled in accordance with the threshold voltage of the electro-optical material. Even with differences in the composition, cell gap, or temperature characteristic of the liquid crystal, it is possible to apply an appropriate voltage to the electro-optical material for the second time period. As a result, the versatility of the driving circuit is increased.

[0016] In order to achieve the above objects, a third embodiment of the invention is characterized by including an element substrate with pixel electrodes provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines and switching devices, which are provided for the respective pixel electrodes to control conduction between the data lines and the pixel electrodes based on scanning signals supplied through the scanning lines. An opposing substrate includes a counter electrode which is opposite to the pixel electrodes. Electro-optical material is held between the element substrate and the opposing substrate. A scanning-line driving circuit sequentially supplies, in a first time period forming part of a single time frame, the scanning signals to the respective scanning lines every sub-field which is obtained by dividing the first time period. In a second time period of the single frame, excluding the first time period, the scanning-line driving circuit sequentially supplies the scanning signals, which make the switching devices conducting, to the respective scanning lines. A data-line driving circuit supplies, in the first time period, two-level signals each designating turning on or off each pixel in accordance with a gray-scale, of the pixel every sub-field to the data lines corresponding to the pixels in a time period for supplying the scanning signals to the scanning lines corresponding to the pixels. In the second time period, the data-line driving circuit supplies a signal which designates turning on or off the pixels in accordance with a threshold value of a transmissivity characteristic relative to a voltage applied to the electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.

[0017] According to the third embodiment of the invention, for reasons similar to those described in the first and second embodiments, the signals applied to the pixels are digital signals. Thus, display unevenness due to nonuniformity in device characteristics and wiring resistances is prevented. As a result, a high-quality and high-definition gray-scale display can be produced.

[0018] According to the third embodiment of the invention, it is preferable that a two-level signal be applied to the counter electrode, and that the polarity of each signal that designates turning on or off the pixel be inverted in accordance with the level of the two-level signal. Concerning cases in which more than one voltage level are applied to the counter electrode, the average value is used as a reference. The voltages applied to the pixel have opposite polarities, and the absolute values of the voltages are equal. Thus, application of a direct current component to the liquid crystal material held between the pixel electrodes and the counter electrode is prevented.

[0019] According to the third embodiment of the invention, a potential of the counter electrode may be fixed at a predetermined reference potential, and the polarity of each signal which designates turning on or off the pixel may be inverted with a predetermined period. In addition, the signal which designates turning on or off the pixel may be a three-level signal in which the polarity is inverted with the reference potential at the center. With this arrangement, when the reference potential is regarded as the center, the voltages applied to the pixel have opposite polarities, and the absolute values of the voltages are equal. Thus, application of a DC current to the electro-optical material held between the pixel electrodes and the counter electrode is prevented.

[0020] According to an aspect of the third invention, it is preferable that the element substrate be formed of a semiconductor substrate. Preferably, the scanning-line driving circuit and the data-line driving circuit are formed on the element substrate, and the pixel electrodes are reflective. Since the electron-transfer rate of the semiconductor substrate is high, it is possible to increase the responsiveness and reduce the size of the switching devices formed on the substrate and the component devices of the driving circuit. Since the semiconductor substrate is opaque, the electro-optical device is used as a reflection-type device.

[0021] In order to achieve the above objects, an electronic apparatus according to a fourth embodiment of the invention includes the above-described electro-optical device. Thus, a D/A converter circuit and an operational amplifier become unnecessary, and the electronic apparatus is not affected by nonuniformity in characteristics of the D/A converter circuit and the operational amplifier and by nonuniformity in various wiring resistances. According to the electronic apparatus,

the cost is reduced, and high-quality and a high-definition gray-scale display can be performed.

### BRIEF DESCRIPTION OF THE DRAWINGS

[0022] Fig. 1(a) is an illustration of voltage/transmissivity characteristics of an electro-optical device according to an embodiment of the present invention, and Fig. 1(b) is an illustration of variations in the voltage/transmissivity characteristics according to the type of liquid crystal.

Figs. 2(a), (b), and (c) are illustrations of the concepts of the Von period, the Voff period, and the sub-fields in the electro-optical device.

Fig. 3 is a block diagram of the electrical structure of the electro-optical device.

Figs. 4(a), (b), and (c) are block diagrams of an example of a pixel in the electro-optical device, respectively.

Fig. 5 is a block diagram of the structure of a start-pulse generating circuit in the electro-optical device.

Fig. 6 is a block diagram of the structure of a data-line driving circuit in the electro-optical device.

Figs. 7(a) and (b) are tables showing the converted contents of gray-scale data in the data-line driving circuit in the electro-optical apparatus and the contents of two-level signals in the Von period and the Voff period.

Fig. 8 is a timing chart showing the operation of the electro-optical device.

Fig. 9 is a timing chart showing a voltage applied to an opposing substrate and a voltage applied to pixel electrodes in the electro-optical device in time frame units.

Fig. 10 is a block diagram of an application of the data-line driving circuit in the electro-optical device.

Fig. 11 is a timing chart showing the operation of the data-line driving circuit according to the application.

Fig. 12 is a block diagram of the structure of a clock-signal supply control circuit in an application of the electro-optical device.

Fig. 13 is a timing chart showing the operation of the clock-signal supply control circuit.

Fig. 14 is a circuit diagram of a three-level signal generating circuit according to an application of the electro-optical device.



Fig. 15 is a timing chart showing a voltage applied to the opposing substrate and a voltage applied to the pixel electrodes in the electro-optical device in time frame units.

Fig. 16 is a plan view of the structure of the electro-optical device.

5 Fig. 17 is a sectional view of the structure of the electro-optical device.

Fig. 18 is a timing chart showing the operation of an application.

Fig. 19 is a sectional view of the structure of a projector as an example of an electronic apparatus to which the electro-optical device is applied.

10 Fig. 20 is a perspective view of the structure of a personal computer as an example of an electronic apparatus to which the electro-optical device is applied.

Fig. 21 is a perspective view of the structure of a cellular phone as an example of an electronic apparatus to which the electro-optical device is applied.

#### DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS

15 [0023] Embodiments of the present invention are described with reference to the drawings.

<Conceptual Assumption>

20 [0024] Before describing an embodiment, the concept of a sub-field, which is an assumption about an electro-optical device according to the present embodiment, will be described. In general, in liquid crystal displays which use liquid crystal as the electro-optical material, the relationship between an effective voltage value applied to a liquid crystal layer (when a voltage is fixed and a pulse width of an on-voltage is changed) and relative transmissivity (or reflectivity) in, for example, a normally-black mode, in which black is displayed in a no-voltage-applied state, is shown in Fig. 1(a). Specifically, as the effective voltage value applied to a liquid crystal layer increases, 25 the transmissivity also increases nonlinearly and saturates. The relative transmissivity used herein is obtained by normalization in which the minimum value and the maximum value of the amount of transmitted light are set as 0% and 100%, respectively.

30 [0025] It is assumed that the electro-optical device according to the present embodiment provides an 8-level gray-scale display and that gray-scale (gradation) data represented by 3 bits represents the transmissivity shown in the drawings. Concerning intermediate transmissivity, excluding 0% transmissivity and 100% transmissivity, effective voltage values applied to the liquid crystal layer are

represented by V1, V2, ..., and V6. Hitherto, these voltages are applied to the liquid crystal layer through data lines. As described in the background art, voltages V1, V2, ..., and V6 corresponding to intermediate gray-scale levels are easily influenced by nonuniformity in characteristics of analog circuits such as a D/A converter circuit and an operational amplifier and by nonuniformity in various wiring resistances. In addition, variations may be often caused in pixels. As a result, it is difficult to produce high-quality and high-definition gray-scale display.

[0026] In order to solve this problem, first, the electro-optical device according to the present embodiment is configured to select a voltage to be applied instantaneously to the liquid crystal layer from, for example, either voltage VL (= 0) corresponding to an L level or voltage VH corresponding to an H level.

[0027] With this arrangement, when voltage VL is applied to the liquid crystal layer over the time period of one frame (1f), off-display is performed for the entire period. Hence, the transmissivity is 0%. When the ratio between a period for applying voltage VL to the liquid crystal layer and a period for applying voltage VH, within the time period of one field, is controlled so that the effective voltage values applied to the liquid crystal layer are V1, V2, ..., and V6, gray-scale display in accordance with the voltages can be produced. When the voltage applied to the liquid crystal layer exceeds V7, the transmissivity is still 100% due to saturation.

[0028] When Va represents a voltage value at which the transmissivity starts rising from 0%, V1, V2, ..., and V6 can be expressed as  $V_a + (V_1 - V_a)$ ,  $V_a + (V_2 - V_a)$ , ..., and  $V_a + (V_6 - V_a)$ , respectively. In other words, when Vd represents an effective voltage value corresponding to required transmissivity, Vd is the sum of voltage value Va at which the transmissivity starts rising from 0% and Vd-Va. As described above, in the present embodiment, the ratio between a time period for applying voltage VL to the liquid crystal layer and a period for applying voltage VH within the period of one frame is controlled, and hence the effective voltage value applied to the liquid crystal layer is Vd.

[0029] Second, in the electro-optical device according to the present embodiment, a partial time period (first time period) of the time period of one time frame (1f) is reserved as a necessary period for generating an effective voltage value Vd-Va in accordance with the gray-scale data, and this time period is divided into a plurality of segments. Based on the gray-scale data, it is determined for each segment

whether to apply voltage VL or voltage VH to the liquid crystal layer. In this way, an effective voltage having the value  $V_d - V_a$  is applied to the liquid crystal layer. In the following description, the segments are referred to as sub-fields.

[0030] Third, in the electro-optical device according to the present embodiment, it is determined, in the remaining segment (second period: period other than the sub-fields) within the period of one frame (1f), whether to apply voltage VL or voltage VH to the liquid crystal layer so that voltage value  $V_a$  at which the transmissivity starts rising from 0% is applied as an effective voltage value to the liquid crystal layer. In the following description, a period for applying voltage VH to the liquid crystal layer is referred to as the Von period, and a period for applying voltage VL to the liquid crystal layer is referred to as the Voff period.

[0031] Concerning transmissivity characteristics relative to the voltage applied to the liquid crystal, a threshold voltage  $V_{th}$  varies in accordance with the composition of liquid crystal, the thickness (cell gap) of the liquid crystal layer, or the ambient temperature. The threshold voltage is the necessary voltage applied to the liquid crystal to obtain 10% transmissivity. In the example shown in Fig. 1(b), the threshold voltage  $V_{th}$  increases in the order of transmissivity characteristics X, Y, and Z. In the case of the transmissivity characteristic X, the necessary effective voltage for gray-scale display is within the range of  $V_{ax}$  to  $V_{bx}$ . In the case of the transmissivity characteristic Z, the necessary effective voltage is within the range of  $V_{az}$  to  $V_{bz}$ . The range of the necessary effective voltage for gray-scale display differs according to the type of liquid crystal. Voltage  $V_a$  differs according to the type of liquid crystal and is a value defined in accordance with the threshold voltage  $V_{th}$ . In other words, the voltage  $V_a$  changes in accordance with the threshold voltage  $V_{th}$  of the liquid crystal used in the electro-optical device. In contrast, concerning a driving circuit for the electro-optical device, a general-purpose driving circuit for driving various electro-optical devices is desirable.

[0032] Fourth, in the electro-optical device according to the present embodiment, within the remaining period (second period T2), the Von period for applying voltage VH to the liquid crystal layer is varied in accordance with the threshold voltage  $V_{th}$  of the liquid crystal used in the electro-optical device.

[0033] In Fig. 2, the division of one time frame into segments is shown. Fig. 2(a) illustrates that a second time period T2 starts immediately after the beginning of

one time frame, and when the second time period ends, a first time period divided into sub-fields starts. Fig. 2(b) shows that the Von period and the Voff period in the second time period T2 are separated and that the first time period T1 is inserted therebetween. Fig. 2(c) illustrates that the second time period T2 is dispersed in the first time period T1. Since gray-scale display of the liquid crystal is determined in accordance with an effective voltage value applied to the liquid crystal, the sub-fields, the Von period, and the Voff period can be arranged in any manner within one time frame.

[0034] When the gray-scale data includes 3 bits as shown in Fig. 1(a), the above-described first time period T1 is divided into 7 segments, as shown in Fig. 2. The segments are referred to as sub-fields Sf1, Sf2, ..., Sf6, and Sf7 for convenience. It is assumed that the transmissivity characteristic of the liquid crystal used in the electro-optical device is X shown in Fig. 1(b). In this case, it is necessary to apply an effective voltage which corresponds to voltage Vax to the liquid crystal for the second time period T2. The effective voltage value is given by a square root obtained by averaging the squares of instantaneous voltage values over one cycle (one time frame). The Von period to apply voltage VH is set to the period  $(V_{ax}/V_H)^2$  relative to one time frame (1f). Thus, for all pixels, it is possible to at least apply the voltage value Vax as an effective voltage to the liquid crystal layer regardless of the gray-scale data.

[0035] When the gray-scale data for a particular pixel is (001) (in other words, when producing a gray-scale display with the transmissivity of the pixel is 14.3%), the voltage VH is applied to the liquid crystal of the pixel for the sub-field Sf1 in the time period of one frame (1f). For the other segments, voltage VL (= 0) is applied. In this case, the time period of the sub-field Sf1 is set as time a period for applying the voltage value V1-Vax as an effective voltage. Application of voltage VH only for the sub-field Sf1 in the first time period means that voltage value V1 is applied to the liquid crystal as an effective voltage value. Accordingly, a gray-scale display in which the transmissivity of the pixel is 14.3% can be produced.

[0036] For example, when the gray-scale data is (010) (that is, when producing a gray-scale display with the transmissivity of the pixel is 28.6%), the voltage VH is applied to the liquid crystal layer of the pixel for the sub-field Sf1 and the sub-field Sf2 in the time period of one frame (1f). At the same time, the voltage VL is applied for the remaining segments. The accumulated time period of the sub-

field Sf1 and the sub-field Sf2 is set as a time period to apply the voltage value V2-Vax as an effective voltage. The effective voltage value applied to the liquid crystal layer for the time period of one time frame (1f) becomes the voltage V2. Hence, a gray-scale display in which the transmissivity of the pixel is 28.6% can be produced.

5           [0037] Similarly, when the gray-scale data is (011) (that is, when producing a gray-scale display with the transmissivity of the pixel is 42.9%), the voltage VH is applied to the liquid crystal layer of the pixel for the sub-fields Sf1 to Sf3 in the time period of one time frame (1f). At the same time, the voltage VL is applied for the remaining segments. The accumulated time period of the sub-fields Sf1 to Sf3 is set as a time period for applying the voltage value V3-Vax as an effective voltage. The effective voltage value applied to the liquid crystal layer for the period of one time frame (1f) becomes voltage V3. Hence, a gray-scale display in which the transmissivity of the pixel is 42.9% can be produced. Similarly, the time periods of the sub-fields Sf4 to Sf7 are respectively set.

10           [0038] In this manner, the first time period is divided into seven sub-fields Sf1, Sf2, ..., and Sf7. It is determined for each sub-field whether to apply voltage VH or voltage VL to the liquid crystal layer. For the second time period, it is determined whether to apply voltage VL or voltage VH to the liquid crystal layer so that voltage value Va which starts rising from 0% transmissivity, is applied to the liquid crystal layer as an effective voltage value. As a result, although the voltage applied to the liquid crystal layer has two values, i.e., VL and VH, it is possible to provide a gray-scale display corresponding to each transmissivity. The structure for achieving this will now be described with reference to the drawings.

<Overall structure>

25           The electro-optical device according to the present embodiment is a liquid crystal device using liquid crystal as the electro-optical material. As described hereinafter, an element substrate and an opposing substrate are bonded with a predetermined separation, and the separation is filled with liquid crystal, that is, the electro-optical material. In the electro-optical device according to the present embodiment, a semiconductor substrate is used as the element substrate, on which transistors for driving pixels and peripheral driving circuits are formed. The electro-optical device in this example divides one frame into the Von period, the sub-fields Sf1 to Sf7, and the Voff period, in order, as shown in Fig. 2(b).

[0039] Fig. 3 is a block diagram of the electrical structure of the electro-optical device. In the drawing, a timing-signal generating circuit 200 generates various timing signals and clock signals, which are described hereinafter, in accordance with a vertical scanning signal Vs, a horizontal scanning signal Hs, and a dot clock signal DCLK, which are supplied from a high-level apparatus (not shown). First, an alternating current (AC) signal FR is a signal whose level is inverted every frame. Second, an AC drive signal LCOM is a signal whose level is inverted every frame and which is applied to a counter electrode on the opposing substrate. The phase of the AC drive signal LCOM lags by one clock pulse of a latch pulse LP relative to the AC signal FR. Third, a start pulse DY is a pulse signal which is output at the beginning of the Vo period, the Voff period, and each sub-field. Fourth, a clock signal CLY is a signal which defines a horizontal scanning interval of a scanning side (Y side). Fifth, the latch pulse LP is a pulse signal which is output at the beginning of the horizontal scanning interval. The latch pulse LP is output for level transitions (rising and falling) of the clock signal CLY. Sixth, a clock signal CLX is a signal which defines a so-called dot clock.

[0040] In a display region 101a on the element substrate, a plurality of scanning lines 112 is formed extending in the X (row) direction. Also, a plurality of data lines 114 is formed extending in the Y (column) direction. Pixels 110 are formed corresponding to intersections of the scanning lines 112 and the data lines 114 and the pixels are aligned in the form of a matrix. In order to simplify the description, the total number of scanning lines 112 is m, and the total number of data lines 114 is n (where m and n are integers equal to 2 or greater). Although an m×n matrix display device is described in the present embodiment, the present invention is not limited to the present embodiment.

#### <Structure of a pixel>

[0041] The specific structure of each pixel 110 is, for example, as shown in Fig. 4(a). In this structure, the gate of a transistor (MOSFET) 116 is connected to the scanning line 112, the source is connected to the data line 114, and the drain is connected to a pixel electrode 118. Liquid crystal 105, which is the electro-optical material, is held between the pixel electrode 118 and a counter electrode 108, thereby forming a liquid crystal layer. As described hereinafter, the counter electrode 108 is a transparent electrode formed on the overall surface of the opposing substrate so that

the counter electrode 108 is opposed to the pixel electrode 118. The potential of the counter electrode 108 is maintained at a constant value in general electro-optical devices. In contrast, in the electro-optical device according to the present embodiment, the above-described AC drive signal LCOM is applied, and hence the level of the potential is inverted every frame. A storage capacitor 119 is formed between the pixel electrode 118 and the counter electrode 108, and the storage capacitor 119 prevents leakage of charge accumulated in the liquid crystal layer. Although the storage capacitor 119 is formed between the pixel electrode 119 and the counter electrode 108, the storage capacitor 119 can be formed between the pixel electrode 119 and the ground potential GND or between the pixel electrode 119 and a gate line or the like.

[0042] In the structure shown in Fig. 4(a), only one channel-type transistor is used as the transistor 116. Thus, it is necessary to have an off-setting voltage. When the structure in which a P-channel transistor and an N-channel transistor are complementarily combined, as shown in Fig. 4(b), the influence of the off-setting voltage can be cancelled out. In this complementary structure, it is necessary to supply signals at exclusive levels as scanning signals. Hence, two scanning lines 112a and 112b are necessary for a single row of pixels 110.

[0043] Alternatively, the structure of the pixel 110 is shown in Fig. 4(c). In this example, the data line 114 consists of two data lines 114a and 114b. A data signal is supplied to the data line 114a, whereas an inverted data signal in which the polarity of the data signal is inverted is supplied to the data line 114b. The gates of transistors (MOSFETs) 120 and 121 are connected to the scanning line 112. The source of the transistor 120 is connected to the data line 114a, and the source of the transistor 121 is connected to the data line 114b. Between the drains of the transistors 120 and 121, inverters 122 and 123 are provided to form a latch circuit. In addition, voltage feeding lines 126 and 127 for feeding the on-voltage  $V_{on}$  and the off-voltage  $V_{off}$ , respectively, are provided. These voltages are selectively applied to the pixel electrode 118 through transfer gates 124 and 125. The transfer gates 124 and 125 are configured to enter an on state when the level of a respective control input terminal is the H level and to enter an off state when the level is the L level.

[0044] In this example, when the voltage of the scanning line 112 is at the H level, the transistors 120 and 121 enter an on state. A data signal and an inverted data

signal are supplied to control input terminals of the transfer gates 124 and 125, respectively. When the level of the data signal is H level, on-voltage Von is applied to the pixel electrode 118. When the level is L level, on-voltage Voff is applied to the pixel electrode 118. In contrast, when the voltage of the scanning line 112 is at the L level, the transistors 120 and 121 enter an on state. The immediately preceding state is maintained by the latch circuit (the inverters 122 and 123).

<Start-pulse generating circuit>

[0045] As described above, according to the present embodiment, one time frame is divided into a first time period T1 for applying a two-level voltage to the liquid crystal layer in accordance with the gray-scale data in each sub-field and a second period T2 for applying a two-level voltage to the liquid crystal layer in accordance with the threshold value of the liquid crystal.

[0046] The switching among the Von period, the Voff period, and the sub-fields is controlled by the start pulse DY. The start pulse DY is generated in a timing-signal generating circuit 200. The structure of a start-pulse generating circuit, which is in the timing-signal generating circuit 200, for generating the start pulse DY is described.

[0047] Fig. 5 is a block diagram of an example of the structure of the start-pulse generating circuit. As shown in Fig. 5, a start-pulse generating circuit 210 includes a counter 211, a comparator 212, a multiplexer 213, a ring counter 214, a D flip-flop 215, and an OR circuit 216.

[0048] The counter 211 counts dot clocks DCLK. An output signal of the OR circuit 216 resets the counter value. At the beginning of a field, a reset signal RSET, which is at the H level for the period of one cycle of a dot clock DCLK, is supplied to one input terminal of the OR circuit 216. Thus, the counter value of the counter 211 is at least reset at the beginning of a frame.

[0049] The comparator 212 compares the counter value of the counter 211 and an output data value of the multiplexer 213. When both values match each other, the comparator 212 outputs a matching signal which is at the H level. The multiplexer 213 selectively outputs data Don, Ds1, Ds2, ..., Ds7, and Doff based on the count result of the ring counter 214 for counting the number of start pulses DY. The data Don, Ds1, Ds2, ..., Ds7, and Doff correspond to the time periods Von, Sf1, Sf2, ..., Sf7, and Voff shown in Fig. 2(b). The data Don is determined in accordance with the



threshold voltage  $V_{th}$  of the liquid crystal and can be varied. For example, data Don can be set for each product model of electro-optical devices. Alternatively, the data Don can be adjusted at the time of shipment in order to compensate for variations among products. Also, a control button can be provided so that a user can perform adjustment. When the user operates the control button, the value of the data Don can be changed. In addition, the temperature of the liquid crystal display or the ambient temperature around the liquid crystal display can be detected by a temperature sensor. Based on the detected temperature, the value of the data Don can be changed in accordance with temperature characteristics of the liquid crystal. Since the sum of the value of the data Don and the value of the data Doff is constant, an increase or a decrease in the value of the data Don will cause appropriate change in the value of the data Doff. When the duration of the Von period is changed in accordance with the temperature characteristics of the liquid crystal, the ambient temperature follows the change. As a result, an effective voltage value applied to the liquid crystal can be changed. It is therefore possible to maintain a constant displayable gray scale and contrast ratio even when the temperature changes.

**[0050]** When the counter value of the counter reaches the boundary of the sub-fields, the comparator 212 outputs a matching signal. Since the matching signal is fed back to a reset terminal of the counter 211 through the OR circuit 216, the counter 211 again starts counting at the boundary of the sub-fields. The D flip-flop 215 latches an output signal from the OR circuit 216 using a Y-clock signal YCLK and generates the start pulse DY.

<Scanning-line driving circuit>

**[0051]** Referring back to Fig. 3, the scanning-line driving circuit 130 is a so-called Y shift register. The scanning-line driving circuit 130 transfers the start pulse DY supplied at the beginning of a sub-field in accordance with the clock signal CLY and exclusively supplies the start pulse DY to the scanning lines 112 one after another as scanning signal, "G1, G2, G3, ..., Gm.

<Data-line driving circuit>

**[0052]** The data-line driving circuit 140 sequentially latches n two-level signals Ds within a particular horizontal scanning interval, the number n corresponding to the number of data lines 114, and thereafter simultaneously supplies the latched n two-level signals Ds in the subsequent horizontal scanning interval to the

corresponding data lines 114 as data signals d1, d2, d3, ..., dn, respectively. The specific structure of the data-line driving circuit 140 is shown in Fig. 6. Specifically, the data-line driving circuit 140 includes an X shift register 1410, a first latch circuit 1420, and a second latch circuit 1430. The X shift register 1410 transfers the latch pulse LP supplied at the beginning of a horizontal scanning interval in accordance with the clock signal CLX and exclusively supplies the latch pulse LP as latch signals S1, S2, S3, ..., Sn one after another. The first latch circuit 1420 sequentially latches the two-level signals Ds at the falling edge of latch signals S1, S2, S3, ..., Sn. The second latch circuit 1430 simultaneously latches the two-level signals Ds latched by the first latch circuit 1420 at the falling edge of the latch pulse LP and supplies the two-level signals Ds as data signals d1, d2, d3, ..., dn to the data lines 114, respectively.

<Data converter circuit>

**[0053]** A data converter circuit 300 will now be described. In order to write the H level or the L level in accordance with a gray-scale level in each of the sub-fields Sf1 to Sf7, some kind of conversion of the gray-scale data which correspond to pixels is necessary. In order to apply the voltage Va, at which the transmissivity characteristic of the liquid crystal starts rising from 0%, as an effective voltage by writing a two-level voltage, it is necessary to apply the H-level voltage to the liquid crystal layer during the Von period.

**[0054]** To this end, the data converter circuit 300 shown in Fig. 3 is provided. Specifically, the data converter circuit 300 converts 3-bit gray-scale data D0 to D2, which is supplied in synchronization with the vertical scanning signal Vs, the horizontal scanning signal Hs, and the dot clock signal DCLK and which corresponds to each pixel, into a two-level signal Ds in each of the sub-fields Sf1 to Sf7. Also, the data converter circuit 300 supplies the H-level two-level signal Ds to each pixel for the Von period and supplies the L-level two-level signal Ds to each pixel during the Voff period.

**[0055]** In the data converter circuit 300, it is necessary to recognize the present sub-field within one frame or to recognize whether the present period is the Von period or the Voff period. To this end, for example, the following method can be used. Specifically, since AC driving is performed in the present embodiment, the potential of the counter electrode 108 is inverted every frame by the AC drive signal

LCOM. A counter for counting the start pulses DY can be provided in the data converter circuit 300, in which the count result is reset by level transitions (rising and falling) of the AC signal FR. By referring to the count result, it is possible to recognize the present sub-field or the like.

5           **[0056]** The data converter circuit 300 is required to convert the gray-scale data D0 to D2 into two-level signals Ds in accordance with the level of the AC signal FR. Specifically, when the AC signal FR is at the L level, the data converter circuit 300 outputs two-level signals Ds corresponding to the gray-scale data D0 to D2 in accordance with the contents shown in Fig. 7(a). When the AC signal FR is at the H level, the data converter circuit 300 outputs the two-level signals Ds in accordance with the contents shown in Fig. 7(b). In addition, it is necessary to effectively apply the H-level voltage to the liquid crystal layer during the Von period and apply the L-level voltage during the Voff period. For these periods, the data converter circuit 300 outputs the two-level signals Ds shown in Fig. 7 in accordance with the level of the AC signal FR.

15           **[0057]** The two-level signals Ds are required to be output in synchronization with the operation of the scanning-line driving circuit 130 and the data-line driving circuit 140. Therefore, the start pulse DY, the clock signal CLY in synchronization with horizontal scanning, the latch pulse LP defining the beginning of a horizontal scanning interval, and the clock signal CLX corresponding to the dot clock signal are supplied to the data converter circuit 300. As described above, in the data-line driving circuit 140, the first latch circuit 1420 dot-sequentially latches two-level signals in a particular horizontal scanning interval, and in the subsequent horizontal scanning interval, the second latch circuit 1430 simultaneously supplies the two-level signals as data signals d1, d2, d3, ..., dn to the respective data lines 114. The data converter circuit 300 outputs the two-level signals Ds with a timing preceding the operation of the scanning-line driving circuit 130 and the data-line driving circuit 140 by one horizontal scanning interval.

<Operation>

30           **[0058]** The operation of the electro-optical device according to the above-described embodiment will now be described. Fig. 8 is a timing chart for describing the operation of the electro-optical device.

[0059] The AC signal FR is a signal whose level is inverted every frame (1f). A start pulse DY is supplied at the beginning of the Von period, the Voff period, and each sub-field.

[0060] When the start pulse DY is supplied in one time frame (1f) in which the AC signal FR is at the L level, the scanning signals G1, G2, G3, ..., Gm are exclusively output one after another for a period (t) based on the clock signal CLY in the scanning-line driving circuit 130 (see Fig. 3). The period (t) is set as a period shorter than the shortest sub-field.

[0061] The scanning signals G1, G2, G3, ..., Gm each have a pulse width which corresponds to a half period of the clock signal CLY. When the clock signal CLY first rises after the start pulse DY has been supplied, the scanning signal G1 which corresponds to the first scanning line 112 from the top is output, which is delayed at least by a half period of the clock signal CLY. Within a time period from the supplying of the start pulse DY to the outputting of the scanning signal G1, one shot (G0) of the latch pulse LP is supplied to the data-line driving circuit 140.

[0062] The operation in which one shot (G0) of the latch pulse LP is supplied will now be discussed. When one shot (G0) of the latch pulse LP is supplied to the data-line driving circuit 140, the latch signals S1, S2, S3, ..., Sn are exclusively output one after another in a horizontal scanning interval (1H) based on the clock signal CLX in the data-line driving circuit 140 (see Fig. 6). The latch signals S1, S2, S3, ..., Sn each have a pulse width which corresponds to a half period of the clock signal CLX.

[0063] At the falling edge of the latch signal S1, the first latch circuit 1420 shown in Fig. 6 latches the two-level signal Ds for the pixel 110 which corresponds to the intersection of the first scanning line 112 from the top and the first data line 114 from the left. Next, at the falling edge of the latch signal S2, the first latch circuit 1420 latches the two-level signal Ds for the pixel 110 which corresponds to the intersection of the first scanning line 112 from the top and the second data line 114 from the left. From this time onward, the first latch circuit 1420 similarly latches the two-level signal Ds for the pixel 110 which corresponds to the first scanning line 112 from the top and the n-th data line 114 from the left.

[0064] Accordingly, the two-level signals Ds for a row of pixels which correspond to the intersections with the first scanning line 112 from the top are dot-

sequentially latched by the first latch circuit 1420. It goes without saying that the data converter circuit 300 converts the gray-scale data D0 to D2 for each pixel into the two-level signal Ds and outputs the two-level signal Ds in accordance with a latch timing of the first latch circuit 1420. Since it is assumed that the AC signal FR is at the L level, reference to the table shown in Fig. 7(a) is made. The two-level signal Ds which corresponds to the sub-field Sf1 is output in accordance with the gray-scale data D0 to D2.

[0065] When the clock signal CLY falls and the scanning signal G1 is output, the first scanning line 112 from the top, as shown in Fig. 3, is selected. As a result, all the transistors 116 for the pixels 110 which correspond to the intersections with the scanning line 112 are turned on. In contrast, when the clock signal CLY falls, the latch pulse LP is output. With the timing in which the latch pulse LP falls, the second latch circuit 1430 simultaneously supplies the two-level signals Ds which are dot-sequentially latched by the first latch circuit 1420 as the data signals d1, d2, d3, ..., dn to the respective data lines 114. The data signals d1, d2, d3, ..., dn are simultaneously written to the pixels 110 in the first row from the top.

[0066] In parallel with the writing, the two-level signals Ds for a row of pixels which correspond to the intersections with the second scanning line 112 from the top, as shown in Fig. 3, are dot-sequentially latched by the first latch circuit 1420.

[0067] From this time onward, similar operations are repeated until the scanning signal Gm which corresponds to the m-th scanning line 112 is output. In other words, in a horizontal scanning interval (1H) in which a particular scanning signal Gi (where i is an integer which satisfies  $1 \leq i \leq m$ ) is output, writing of the data signals d1 to dn for a row of pixels 110 which correspond to the i-th scanning line 112 and dot-sequential latching of the two-level signals Ds which correspond to a row of pixels 110 which correspond to the (i+1)th scanning line 112 are performed in parallel. The data signals written to the pixels 110 are maintained until writing is performed for the subsequent sub-field Sf2.

[0068] From this time onward, similar operations are repeated until the start pulse DY which defines the beginning of a sub-field is supplied. The data converter circuit 300 (see Fig. 1) converts the gray-scale data D0 to D2 into the two-level signal Ds by referring to the corresponding sub-field item from among the sub-fields Sf1 to Sf7.

[0069] During the Von period and the Voff period, writing is similarly performed. In the Von period, the two-level signal Ds is always at the H level. In the Voff period, the level of the two-level signal Ds is always at the L level.

[0070] When the AC signal FR is inverted to the H level after one time frame has passed, similar operations are repeated for each sub-field. Concerning conversion of the gray-scale data D0 to D2 into the two-level signal Ds, reference to the table shown in Fig. 7(b) is made. In the Von period and the Voff period, reference to the table shown in Fig. 7(b) is made.

[0071] Next, a voltage applied to the liquid crystal layer of the pixel 110 by performing the above operation will be described. Fig. 9 is a timing chart describing the gray-scale data and waveforms of voltage applied to the pixel electrode 118 in the pixel 110.

[0072] For example, when the AC drive signal LCOM is at the L level, and when the gray-scale data D0~D2 for a particular pixel is (000), as a result of conversion in accordance with the contents shown in Fig. 7(a), as shown in Fig. 9, the H level is written to the pixel electrode 118 in the pixel for the Von period, and the L level is written to the pixel electrode 118 in the pixel for the remaining time period. As described above, when the H level is written during the Von period, the effective voltage value applied to the liquid crystal layer is Va. Hence, the transmissivity of the pixel is 0% which corresponds to the gray-scale data (000).

[0073] When the gray-scale data D0~D2 for a particular pixel is (100), as a result of conversion in accordance with the contents shown in Fig. 7(a), as shown in Fig. 9, the H level is written to the pixel electrode 118 in the pixel for the Von period and for the sub-fields Sf1 to Sf4, and the L level is written for the subsequent sub-fields Sf5 to Sf7 and for the Voff period. The ratio of the time period of the sub-fields Sf1 to Sf4 to one frame (1f) corresponds to (V4-Va), and the ratio of the Von period to one time frame (1f) corresponds to (Va). The effective voltage value applied, for one time frame, to the pixel electrode 118 in the pixel is V4. Hence, the transmissivity of the pixel is 57.1% which corresponds to the gray-scale data (100).

Descriptions of the other gray-scale data will be omitted.

[0074] When the gray-scale data D0 to D2 for a particular pixel is (111), as a result of conversion in accordance with the contents shown in Fig. 7(a), as shown in

Fig. 9, the H level is written over one time frame (1f) except for the Voff period. The transmissivity of the pixel is 100% which corresponds to the gray-scale data (111).

[0075] When the AC drive signal LCOM is at the H level, an inverted level, compared with the case of the H level, is applied to the pixel electrode 118. When the average value of the H level and the L level is used as a reference voltage, and when the AC drive signal LCOM is at the H level, the polarity of a voltage applied to each liquid crystal layer is the inverse of the voltage applied when the AC drive signal LCOM is at the L level, and absolute values of the two voltages are equal. Thus, application of a direct current (DC) component to the liquid crystal layer is prevented. As a result, deterioration of the liquid crystal 105 is prevented.

[0076] According to the electro-optical device of the present embodiment, one time frame (1f) is divided into the sub-fields Sf1 to Sf7 in accordance with voltage ratios of gray-scale characteristics. By writing the H level or the L level to pixels for each sub-field, the effective voltage value in one time frame is controlled. The data signals d1 to dn supplied to the data lines 114 are at the H level or the L level, i.e., two levels. Thus, peripheral circuits such as driving circuits do not require circuits such as a high-accuracy D/A converter circuit and an operational amplifier for processing analog signals. In this way, the circuit configuration is substantially simplified, and the cost of the overall device is reduced. Since the data signals d1 to dn supplied to the data lines 114 have two levels, display unevenness due to nonuniformity in device characteristics and wiring resistances does not occur. According to the electro-optical device of the present embodiment, a high-quality and high-definition gray-scale display can be produced.

[0077] Apart from the sub-fields, the Von period and the Voff period are allocated within one time frame, and the duration of the Von period can be adjusted by the voltage Va at which the transmissivity characteristics of the liquid crystal starts rising. Accordingly, the embodiment can be applied to electro-optical devices using various types of liquid crystal, thereby increasing the versatility of the device.

[0078] In the above embodiment, the level of the AC drive signal LCOM is inverted with a time period of one frame. However, the present invention is not limited to this embodiment. For example, the level inversion with a time period of two or more time frames can be performed. In the above-described embodiment, the data converter circuit 300 detects the present sub-field by counting the start pulses DY

and by resetting the count result in accordance with transitions of the AC signal FR. When the level of the AC signal FR is inverted with a time period of two time frames, it is necessary to supply some kind of a signal for defining a time frame.

[0079] A voltage applied to each pixel may be shifted due to characteristics of the transistor 116, the storage capacitor 119, and the capacitance of the liquid crystal. In such cases, the voltage LCOM applied to the counter electrode 110 may be shifted in accordance with a voltage shifted amount.

<Application (1)>

[0080] In the above-described embodiment, it is necessary to complete writing for each sub-field within the time period (t) which is shorter than the minimum sub-field. At the same time, in the above-described embodiment, an 8-level gray-scale display is produced. In order to increase the number of levels in the gray-scale display, such as 16-level gray-scale display, 64-level gray-scale display, and the like, it is necessary to further shorten the time period of each sub-field and to complete writing for each sub-field within a shorter period of time.

[0081] Since the driving circuits, and particularly the X shift register 1410 in the data-line driving circuit 140, operate in the vicinity of an upper limit, it is impossible to increase the number of levels in the gray-scale display if the structure remains unaltered. An application is described in which improvements in this regard are made.

[0082] Fig. 10 is a block diagram of the structure of a data-line driving circuit in an electro-optical device according to the application. In this diagram, an X shift register 1412 is similar to the X shift register 1410 shown in Fig. 6 in transferring the latch pulse LP in accordance with the clock signal CLX. The X shift register 1412 differs from the X shift register 1410 in that the number of stages is reduced to half. In other words, it is assumed that an integer p satisfies  $n = 2p$ . The X shift register 1412 sequentially outputs the latch signals S1, S2, ..., Sp.

[0083] In this application, a two-level signal is supplied using two different lines, that is, a two-level signal Ds1 to be supplied to the odd-numbered data lines 114 from the left and a two-level signal Ds2 to be supplied to the even-numbered data lines 114. Concerning a first latch circuit 1422, a section for latching the two-level signal Ds1 which corresponds to the odd-numbered data lines 114, is paired with a section for latching the two-level signal Ds2 which corresponds to the remaining



even-numbered data lines 114, thus simultaneously performing latching at the falling edge of a single latch signal.

[0084] According to the data-line driving circuit 140, as shown in Fig. 11, the two-level signals Ds1 and Ds2 for two pixels are simultaneously latched by each of the latch signals S1, S2, S3, ... It is thus possible to reduce the necessary horizontal scanning interval to half while maintaining the frequency of the clock signal CLX as that in the above-described embodiment. Based on "n" which corresponds to the total number of data lines 114, the number of stages in a unit circuit which forms the X shift register 1412 can be reduced to "p" which is half of "n". Hence, the structure of the X shift register 1412 can be simplified compared with the X shift register 1410 (shown in Fig. 6).

[0085] Since the number of stages in a unit circuit which forms the X shift register 1412 is reduced to half, if the necessary horizontal scanning interval is the same, it means that the clock signal CLX can be reduced to half. With the same horizontal scanning interval, it is possible to reduce power consumption in accordance with an operating frequency.

[0086] According to this application, the number of sections in the first latch circuit 1422 for simultaneously latching signals using the latch signals is "2". It is also possible to use "3" or greater. In this case, two-level signals are supplied using different lines in accordance with the number of sections.

<Application (2)>

[0087] In the above-described embodiment, writing for the Von period, the Voff period, and each sub-field are completed within the time period (t). Concerning a particular sub-field, in a time period from the completion of writing to the beginning of the subsequent sub-field, only the operation of maintaining a voltage written in the liquid crystal layer of each pixel is performed.

[0088] In contrast, the clock signal CLX having an extremely high frequency is supplied to the foregoing drive circuits, particularly to the data-line driving circuit 140. In general, shift registers are provided with numerous clocked inverters in which a clock signal is input to the gate thereof. In view from the timing-signal generating circuit 200 which is the supply source of the clock signal CLX, the X shift register 1410 (1412) is a capacitive load.

[0089] When the clock signal CLX is supplied within the time period to perform the above-described maintaining operation, the power is purposelessly consumed by the capacitive load. As a result, the power consumption is increased. An application will now be described in which improvements in this regard are made.

5 [0090] In this application, a clock-signal supply control circuit 400 shown in Fig. 12 is inserted before the clock signal CLX output from the timing-signal generating circuit 200 reaches the X shift register 1410 (1420). The clock-signal supply control circuit 400 includes an RS flip-flop 402 and an AND circuit 404. Concerning the RS flip-flop 402, the start pulse DY is input to a set input terminal S and the scanning signal Gm is input to a reset input terminal R. The AND circuit 404 obtains the AND signal of the clock signal CLX supplied from the timing-signal generating circuit 200 and a signal output from an output terminal Q of the RS flip-flop 402 and supplies the AND signal as the clock signal CLX to the X shift register 1410 (1420) in the data-line driving circuit 140.

10 [0091] Concerning the clock-signal supply control circuit 400, when the start pulse DY is supplied at the beginning of a particular sub-field, the RS flip-flop 402 is set, and the signal output from the output terminal Q becomes the H level. As a result, the AND circuit 404 opens. As shown in Fig. 13, the supply of the clock signal CLX to the X shift register 1410 (1420) starts. Concerning the data-line driving circuit 140, in response to the latch pulse LP which is supplied thereto immediately thereafter, dot-sequential latching of the two-level signals is performed by the first latch circuit 1420 (1422).

15 [0092] After the supply of the clock signal CLX is started by the start pulse DY, when the scanning signal Gm for selecting the last (m-th from the top) scanning line 112 in the sub-field is supplied, the RS flip-flop 402 is reset. The signal output from the output terminal Q of the RS flip flop 402 becomes the L level. Hence, the AND circuit 404 is closed. As shown in Fig. 13, the supply of the clock signal CLX to the X shift register 1410 (1412) is interrupted. Since the two-level signals for a row of pixels which correspond to the intersections with the m-th scanning line 112 are latched prior to the supply of the scanning signal Gm, no problem is caused if the clock signal CLX is interrupted until the beginning of the subsequent sub-field. In Fig. 13, since the frequency of the clock signal CLX is much higher than the

20  
25  
30

frequency of the clock signal CLY, only the envelope of the clock signal CLX is shown.

[0093] With provision of the clock-signal supply control circuit 400, the clock signal CLX is supplied to the X-shift register 1410 (1420) only when necessary. It is possible to suppress the power consumption caused by the capacitive load. Alternatively, a similar clock-signal supply control circuit can be provided for the clock signal CLY at the Y-side. The frequency of the clock signal CLY is much lower than that of the clock signal CLX at the X-side, and hence no serious problem is caused by the power consumption caused by the capacitive load at the Y-side compared with the X-side.

<Application (3)>

[0094] In the above-described embodiment and in the applications (1) and (2), the AC drive signal LCOM which is a two-level signal is applied to the counter electrode 108. This is done to prevent DC components from being applied to the liquid crystal 105. In contrast, in an application (3), the potential of the counter electrode 108 is fixed at a reference potential Vref which is determined in advance, and the liquid crystal 105 is AC-driven.

[0095] An electro-optical device in the application (3) has the same structure as the electro-optical device of the above-described embodiment except for the fact that the AC drive signal LCOM generated by the timing-signal generating circuit 200 is fixed at the reference potential Vref, that the two-level signal Ds, which is an output signal of the data converter circuit 300, always outputs a logical level shown in a truth table (when FR = L) of Fig. 7(a) (that is, when FR = H, the two-level signal Ds shown in Fig. 7(a) is output), and that a three-level signal generating circuit 1440 for generating a three-level signal is included in the data-line driving circuit 140.

[0096] Fig. 14 is a circuit diagram of the three-level signal generating circuit 1440. The three-level signal generating circuit 1440 is provided at the subsequent stage of the second latch circuit 1430 shown in Fig. 6 or Fig. 10. The three-level signal generating circuit 1440 converts the output signals d1, d2, d3, ..., dn of the second latch circuit 1430, which undergo transitions between the H level and the L level, into three-level signals and outputs the three-level signals as data signals d1', d2', d3', ..., dn' to the respective data lines 114.

[0097] As shown in Fig. 14, the three-level signal generating circuit 1440 consists of switch SW1 and n switches SW21, SW22, SW23, ..., SW2n. From a voltage source (not shown), a reference potential  $V_{ref}$ , a positive voltage  $+V$  at a positive polarity side, and a negative voltage  $-V$  at a negative polarity side, the positive voltage  $+V$  and the negative voltage  $-V$  being given with the reference potential  $V_{ref}$  at the center, are supplied to the three-level signal generating circuit 301. The switch SW1 is controlled by the AC signal FR. If the logical level of the AC signal FR is the H level, the switch SW1 selects the negative voltage  $-V$ . If the logical level is the L level, the switch SW1 selects the positive voltage  $+V$ .

[0098] The signals  $d_1, d_2, d_3, \dots, d_n$  are supplied to control terminals of the switches SW21, SW22, SW23, ..., SW2n, respectively. When the level of the respective control terminal is the H level, the switches SW21 to SW2n each select an output signal of the switch SW1. When the level of the control terminal is the L level, the switches SW21 to SW2n each select the reference potential  $V_{ref}$ . Accordingly, the three-level data signals  $d_1', d_2', d_3', \dots, d_n'$  can be produced digitally without using an analog circuit such as an amplifier.

[0099] With the above arrangement, when the AC signal FR is at the H level, the negative voltage  $-V$  is supplied to one input terminal of each of the switches SW21 to SW2n. In this case, when the output signals  $d_1$  to  $d_n$  of the second latch circuit 1430 are at the H level, the switches SW21 to SW2n select the negative voltage  $-V$ . When the output signals  $d_1$  to  $d_n$  are at the L level, the switches SW21 to SW2n select the reference potential  $V_{ref}$ . Thus, when the output signals  $d_1$  to  $d_n$  are at the H level, the data signals  $d_1'$  to  $d_n'$  become active, and pixels are to be turned on during the time period.

[0100] In contrast, when the AC signal FR is at the L level, the positive voltage  $+V$  is supplied to one input terminal of each of the switches SW21 to SW2n. In this case, when the output signals  $d_1$  to  $d_n$  of the second latch circuit 1430 are at the H level, the switches SW21 to SW2n select the positive voltage  $+V$ . If the output signals  $d_1$  to  $d_n$  are at the L level, the switches SW21 to SW2n select the reference potential  $V_{ref}$ . Thus, when the output signals  $d_1$  to  $d_n$  are at the H level, the data signals  $d_1'$  to  $d_n'$  become active, and pixels are to be turned on during the time period.

[0101] Fig. 15 is a timing chart showing gray-scale data and waveforms of signals applied to the pixel electrode 118 in the electro-optical device of the

application (3). Fig. 15 corresponds to Fig. 9. As shown in the drawing, the waveform of a signal (in this example, the data signal d1') applied to the pixel electrode 118 swings to the negative polarity side, with the reference potential  $V_{ref}$  at the center, in a first time frame 1f, whereas the waveform swings toward the positive polarity side in a second time frame 2f. It is adjusted that the absolute value of a voltage at the negative polarity side and the absolute value of a voltage at the positive polarity side are of the same value  $V$ . In view of the combination of the first time frame 1f and the second time frame 2f, a DC voltage is not applied to the liquid crystal 108.

[0102] The duration of the  $V_{on}$  period is obtained in accordance with the threshold value of the transmissivity characteristics. Thus, even when the waveform of the signal applied to the pixel electrode 118 is inverted periodically, the voltage in accordance with the threshold value of the transmissivity characteristics is effectively applied. Since the time periods for applying the positive voltage  $+V$  and the negative voltage  $-V$  relative to the reference potential  $V_{ref}$  are adjusted in accordance with the gray-scale data, the voltage in accordance with the gray-scale data is effectively applied to the liquid crystal 105. In other words, although the applied waveform has three levels, a two-level signal which turns on or off a pixel is applied to the liquid crystal 105, if the voltage applied to the liquid crystal 105 is regarded effectively. In this regard, the electro-optical device of the application (3) is similar to the electro-optical device of the above-described embodiment.

[0103] According to the electro-optical device of the application (3), as in the above-described embodiment, the signal which turns on or off each pixel has two levels. Hence, it is not necessary to have a circuit such as a high-accuracy D/A converter or an operational amplifier for processing analog signals in a peripheral circuit such as a driving circuit. In addition, apart from the sub-fields, the  $V_{on}$  period and the  $V_{off}$  period are allocated within one time frame, and the duration of the  $V_{on}$  period is adjusted by the voltage  $V_a$  at which the transmissivity characteristic of the liquid crystal starts rising. Accordingly, the application (3) can be applied to electro-optical devices using various types of liquid crystal, thereby increasing the versatility of the device.

[0104] A voltage applied to each pixel may be shifted by characteristics of the transistor 116, the storage capacity 119, and the capacitance of the liquid crystal

105. In such a case, it is preferable that the reference potential  $V_{ref}$ , which is to be applied to the counter electrode 110 as the AC drive signal LCOM, be shifted from the central voltage (voltage when  $d1$  to  $d_n$  are at the L level) in accordance with the shifted amount.

5 <Overall structure of liquid crystal display>

[0105] The structure of the electro-optical device according to the above-described embodiment and the applications will now be described with reference to Figs. 16 and 17. Fig. 16 is a plan view of the structure of an electro-optical device 100. Fig. 17 is a sectional view taken along the line A-A' of Fig. 16.

10 [0106] As shown in the drawings, the structure of the electro-optical device 100 includes an element substrate 101 on which the pixel electrodes 118 are formed and an opposing substrate 102 on which the counter electrode 108 is formed. The element substrate 101 and the opposing substrate 102 are bonded with a predetermined separation by a sealing section 104, and the separation is filled with the liquid crystal 105 as the electro-optical material. In fact, the sealing section 104 has a notch. The liquid crystal 105 is injected through the notch, and subsequently the sealing section 104 is sealed by a sealant (not shown in the drawings).

15 [0107] As described above, since the element substrate 101 is a semiconductor substrate, the element substrate 101 is opaque. For this reason, the pixel electrodes 118 are formed of reflective metal such as aluminum. As a result, the electro-optical device 100 is used as a reflection-type device. In contrast, the opposing substrate 102 is formed of glass or the like, and hence the opposing substrate 102 is transparent.

20 [0108] A light-blocking film 106 is provided in a region inside the sealing section 104 and outside the display region 101a. In the region in which the light-blocking film 106 is formed, the scanning-line driving circuit 130 is formed in a region 130a, and the data-line driving circuit 140 is formed in a region 140a. In other words, the light-blocking film 106 prevents light from entering into the driving circuits formed in these regions. Together with the counter electrode 108, the AC drive signal LCOM is applied to the light-blocking film 106. In the region in which the light-blocking film 106 is formed, a voltage applied to the liquid crystal layer is substantially zero. Hence, the device is in the same display state as a no-voltage-applied state of the pixel electrodes 118.

25

30

[0109] On the element substrate 101, a plurality of connection terminals is formed in a region 107 outside the region 140a in which the data-line driving circuit 140 is formed, with a separation from the sealing section 104. Control signals and power are input to the region 107 from the outside.

5 [0110] Concerning the counter electrode 108 on the opposing substrate 102, electrical conduction is established with the light-blocking film 106 and the connection terminals on the element substrate 101 by conductive material (not shown) which is provided in at least one corner of the four corners at which the counter electrode 108 is bonded to the substrate 102. In other words, the AC drive signal  
10 LCOM is applied through the connection terminals provided on the element substrate 101 to the light-blocking film 106, and supplied to the counter electrode 108 through the conductive material.

[0111] In accordance with the usage of the electro-optical device 100, for example, when the electro-optical device 100 is a direct-viewing-type device, first,  
15 color filters which are aligned in stripes or in the form of a mosaic or a triangle are provided on the opposing substrate 102. Second, for example, a light-blocking film (black matrix) made of metal material or resin is formed on the opposing substrate 102. For example, when the usage is to modulate colored light rays, that is, when the electro-optical device 100 is used as a light valve of a projector which will be  
20 described below, color filters are not formed. When the electro-optical device 100 is a direct-viewing-type device, a front light unit for irradiating the electro-optical device 100 with light from the opposing substrate 102 side is provided if necessary. On electrode-forming surfaces of the element substrate 101 and the opposing substrate 102, alignment layers (not shown) which are rubbed in predetermined directions are  
25 formed, respectively, defining alignment directions of liquid crystal molecules in a no-voltage-applied state. At the opposing substrate 101 side, a polarizer (not shown) in accordance with the alignment direction is formed. If macromolecular dispersed liquid crystal in which the liquid crystal is dispersed as microparticles in a macromolecule is used as the liquid crystal 105, the above alignment layers and the  
30 polarizer become unnecessary. As a result, the efficiency in light utilization is increased. It is therefore advantageous in increasing luminance and reducing power consumption.

## &lt;Application (4)&gt;

[0112] In the above-described embodiment, both the Von period and the Voff period are provided within one time frame. Alternatively, only the Von period can be provided. An embodiment of this is described below. Descriptions of the common portions with the above-described embodiment are omitted. The present embodiment has the same structure as that in the above-described embodiment except for the fact that only the Von period is provided.

[0113] For example, when the gray-scale data is 000, the two-level signals Ds which turn off a pixel are output in all the sub-fields. When the gray-scale data is 001, the two-level signal Ds at a level at which a pixel is turned on is output in the sub-field Von. Concerning the gray-scale data above these data, every time the value of the gray-scale data increases by 1, the number of the sub-fields in which the two-level signal Ds for turning on a pixel is output increases by 1.

[0114] In the sub-field Von, when the gray-scale data is 001 or greater, the two-level signal Ds which turns on a pixel regardless of the gray-scale data, is output. This two-level signal Ds is output from the data converter circuit 300 to the data-line driving circuit 140 in order to apply an effective voltage of about the threshold value  $V_a$  shown in Fig. 1(a) to the pixel. The duration of the sub-field Von is determined in order that, when application of the predetermined voltage  $V_H$  is maintained for the period of the sub-field Von, an effective voltage of about the threshold value  $V_a$  is applied to the pixel. Although the sub-fields other than the sub-field Von can be of nonuniform duration in order to compensate for non-linear voltage/transmissivity characteristics of the liquid crystal, the sub-fields Sf1 to Sf7 except for the sub-field Von are of the equal duration in the present embodiment in order to simplify the circuit configuration of a control system.

[0115] In the application (4), when the gray-scale data is 000, a voltage which turns off the pixel is applied for the period of the sub-field Von. However, it is also possible to apply a voltage which turns on the pixel for the period of the sub-field Von as in the other gray levels. This is because there is no difference in the transmissivity between the two cases since the effective voltage applied to the liquid crystal for the period of Von is  $V_a$ . In Fig. 18, a timing chart illustrating a case in which a voltage which turns on the pixel is applied for the period of Von.



[0116] When the gray-scale data is 000, and when a voltage which turns off the pixel is applied for the period of Von, it is possible to reduce power consumption and enhance contrast. When applying a voltage which turns on the pixel, the circuit configuration is simplified.

5 [0117] The present embodiment is, of the embodiment which is illustrated in the first place,

<Others>

[0118] In the embodiments, the element substrate 101 forming the electro-optical device is a semiconductor substrate, and the transistors 116 connected to the pixel electrodes 118 and components of the driving circuits are formed of MOSFETs. However, the present invention is not limited to these embodiments. For example, the element substrate 101 can be an amorphous substrate made of glass or quartz. A semiconductor thin film can be deposited on the element substrate 101, and hence a TFT can be formed. When the using TFT in this manner, a transparent substrate can be used as the element substrate 101.

[0119] Apart from the liquid crystal, an electroluminescence device or the like can be used as the electro-optical material. The present invention can be applied to devices which perform display using electro-optical effects.

[0120] In the case of organic EL devices, AC driving such as the liquid crystal and polarity inversion are unnecessary.

[0121] In other words, the present invention is applicable to electro-optical devices which are constructed similarly to the above-described structure, and particularly to all electro-optical devices which perform gray-scale display using pixels performing two-level (on or off) display.

25 <Electronic apparatus>

[0122] A few examples of using the above-described liquid crystal display in specific electronic apparatuses will now be described.

<1: Projector>

[0123] A projector which uses the electro-optical device according to the embodiments is described. Fig. 19 is a plan view of the structure of the projector. As shown in the drawing, a polarizing illumination device 1110 is disposed along a system optical axis PL in a projector 1100. Concerning the polarizing illumination device 1110, light emitted from a lamp 1112 enters a first integrator lens 1120 as

luminous fluxes which are substantially parallel to one another by reflection from a reflector 1114. In this manner, the light emitted from the lamp 1112 is divided into a plurality of intermediate luminous fluxes. The intermediate luminous fluxes are converted into polarized luminous fluxes of a single type (s-polarized luminous fluxes) in which polarization directions are substantially aligned by a polarization conversion element 1130 which includes a second integrator lens at the light-incident side. The s-polarized luminous fluxes are emitted from the polarizing illumination device 1110.

[0124] The s-polarized luminous fluxes are reflected by an s-polarized luminous flux reflector 1141 of a polarization beam splitter 1140. Of the reflected luminous fluxes, the blue light flux (B) is reflected by a blue-light reflecting layer of a dichroic mirror 1151, and the reflected light is modulated by a reflection-type electro-optical device 100B. Of the luminous fluxes which pass the blue-light reflecting layer of the dichroic mirror 1151, the red light flux (R) is reflected by a red-light reflecting layer of a dichroic mirror 1152, and the reflected light is modulated by a reflection-type liquid electro-optical device 100R. At the same time, of the luminous fluxes which pass the blue-light reflecting layer of the dichroic mirror 1151, the green light flux (G) passes through the red-light reflecting layer of the dichroic mirror 1152 and is modulated by a reflection-type electro-optical device 100G.

[0125] In this manner, red light, green light, and blue light which are modulated by the electro-optical devices 100R, 100G, and 100B are sequentially combined by the polarization beam splitter 1140, and the combined light is projected onto a screen 1170 by a projecting optical system 1160. Since the luminous fluxes corresponding to primary colors R, G, and B enter the electro-optical devices 100R, 100B, and 100G through the dichroic mirrors 1151 and 1152, color filters are unnecessary.

<2: Mobile computer>

[0126] An example in which the above-described electro-optical device is applied to a mobile personal computer will now be described. Fig. 20 is a perspective view of the structure of the personal computer. In the drawing, a computer 1200 includes a main unit 1204 including a keyboard 1202 and a display unit 1206. The display unit 1206 includes a front light unit in front of the above-described electro-optical device 100.

[0127] With this arrangement, the electro-optical device 100 is used as a reflecting direct-viewing-type device. Concerning the pixel electrodes 118, it is preferable that concavity and convexity be formed so that the reflected light scatters in various directions.

5 <3: Cellular phone>

[0128] An example in which the above-described electro-optical device is applied to a cellular phone will now be described. Fig. 21 is a perspective view of the structure of the cellular phone. In the drawing, a cellular phone 1300 includes a plurality of operation buttons 1302, an earpiece 1304, a mouthpiece 1306, and the  
10 electro-optical device 100. If necessary, a front light unit is provided in front of the electro-optical device 100. With this arrangement, the electro-optical device 100 is used as a reflecting direct-viewing-type device. Concerning the pixel electrodes 118, it is preferable that concavity and convexity be formed.

[0129] Concerning the electronic apparatuses, examples other than those  
15 described with reference to Figs. 19 to 21 may be given. These examples include a liquid crystal television, a viewfinder-type or a monitor-direct-viewing-type video cassette recorder, a car navigation system, a pager, an electronic notebook, an electronic calculator, a word processor, a workstation, a video phone, a POS terminal, and a device with a touch panel. Needless to say, the electro-optical device according  
20 to the embodiments and the applications is applicable to these various types of electronic apparatuses.

[0130] As described above, according to the present invention, a signal applied to data lines has two levels, and hence high-quality gray-scale display can be performed. In addition, the present invention can be applied to various types of  
25 electronic apparatuses using a simple structure.

21/PRTS

09/856853  
JC18 Rec'd FCB/STC 25 MAY 2001

- 1 -

# DESCRIPTION

## DRIVING METHOD AND DRIVING CIRCUIT FOR ELECTRO-OPTICAL DEVICE, ELECTRO- OPTICAL DEVICE, AND ELECTRONIC APPARATUS

### 5 Technical Field

The present invention relates to driving methods and driving circuits for electro-optical devices which perform gray-scale display control using pulse-width modulation, electro-optical devices, and electronic apparatuses.

### 10 Background Art

Electro-optical devices, such as liquid crystal displays using liquid crystal as electro-optical material, are widely used as display devices in place of cathode-ray tubes (CRTs) in display devices of various information processing apparatuses and in liquid crystal televisions.

By way of example, a conventional electro-optical device has the following structure. Specifically, the conventional electro-optical device includes a device substrate on which pixel electrodes aligned in the form of a matrix and switching devices such as TFTs (Thin Film Transistors) connected to the pixel electrodes are provided, an opposing substrate on which counter electrodes opposed to the pixel electrodes are formed, and liquid crystal, i.e., electro-optical material, filled between the two substrates. With this arrangement, when a scanning signal is supplied to the switching devices via scanning lines, the

switching devices become conducting. In this conducting state, when an image signal with a voltage in accordance with a gray-scale level is supplied to the pixel electrodes through data lines, a charge in accordance with the voltage of the image signal is accumulated in the liquid crystal layer between the pixel electrodes and the counter electrodes. When the switching devices enter an off state after the charge has been accumulated, the accumulated charge in the liquid crystal layer is maintained by the capacitance of the liquid crystal layer and by storage capacitors. Accordingly, when the switching devices are driven so as to control the amount of charge to be accumulated in accordance with the gray-scale level, alignment of the liquid crystal varies according to each pixel, that is, the gray-scale level varies according to each pixel. As a result, gray-scale display can be performed.

It is only necessary to accumulate charge in the liquid crystal layer of each pixel for a partial period. First, a scanning-line driving circuit sequentially selects each scanning line. Second, a data-line driving circuit sequentially selects each data line within the scanning-line selection period. Third, an image signal with a voltage in accordance with a gray scale is sampled on the selected data line. As a result, time-division multiplexing driving in which the scanning line and the data line are shared by a plurality of pixels is made possible.

Disclosure of Invention

An image signal supplied to the data line is a voltage in accordance with the gray scale, that is, an analog signal. It is necessary to provide a D/A converter circuit and an operational amplifier in a peripheral circuit of the electro-optical device. This causes an increase in the cost of the overall device. In addition, display unevenness is caused by nonuniformity in characteristics of the D/A converter circuit and the operational amplifier and by nonuniformity in various wiring resistances. It is therefore difficult to perform high-quality display. In particular, this problem becomes noticeable in performing high-definition display.

Concerning electro-optical material such as liquid crystal, the relationship between the applied voltage and transmissivity differs according to the type of electro-optical material. As a driving circuit for driving electro-optical devices, a general-purpose driving circuit for driving various types of electro-optical devices is desirable.

In view of the above circumstances, it is an object of the present invention to provide an electro-optical device capable of performing high-quality and high-definition gray-scale display, a driving method and a driving circuit therefor, and an electronic apparatus using the electro-optical device.

In order to achieve the above objects, a first invention is a driving method for an electro-optical device which performs gray-scale display of a plurality of pixels arranged in the form of a matrix. The driving method is characterized in that a first period which is part of a single frame is divided into a plurality of sub-fields, and in each

sub-field, turning on or off of each pixel is controlled in accordance with a gray level of the pixel. In a second period which is the remaining period of the single frame, the pixels are turned on or off in accordance with a threshold voltage of a transmissivity characteristic relative to a voltage applied to electro-optical material used in the electro-optical device.

According to the first invention, in the first period of the single frame, the period for turning on (or off) of a pixel is pulse-width modulated in accordance with the gray-scale of the pixel. As a result, gray-scale display using effective-value control is performed. In each sub-field, it is only necessary to designate turning on or off of the pixel.

In the first invention, the signals applied to the pixels are digital signals. Thus, display unevenness due to nonuniformity in device characteristics and wiring resistances is prevented. As a result, high-quality and high-definition gray-scale display can be performed. Also, in the second period, turning on/off of the pixel is controlled in accordance with the threshold voltage of the electro-optical material. Even when the composition, cell gap, or temperature characteristic of the liquid crystal is different, it is possible to apply an appropriate voltage to the electro-optical material for the second period. As a result, the difference in the material characteristics can be absorbed in the second period. The second period is not necessarily continuous and can be dispersed within the single frame.

In this invention, the single frame is used as a period required to

form a single rastered picture by performing, as hitherto, horizontal scanning and vertical scanning in synchronization with a horizontal scanning signal and a vertical scanning signal.

According to an aspect of the first invention, the pixels are  
5 provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines. When scanning signals are supplied to the respective scanning lines, the pixels are turned on/off in accordance with voltages applied to the data lines. In the first period, the scanning signals are sequentially supplied to the respective  
10 scanning lines every sub-field. Signals each designating turning on or off of each pixel in accordance with a gray scale of the pixel are supplied to the respective data lines which correspond to the respective pixels. In the second period, the scanning signals are sequentially supplied to the respective scanning lines. A signal designating turning  
15 on or off of the pixels in accordance with the threshold value of the transmissivity characteristic relative to the voltage applied to the electro-optical material is supplied to the data lines. In this aspect, the above operation is performed for all the pixels.

Preferably, the second period includes an on period for turning on  
20 all the pixels and an off period for turning off all the pixels, and the length of the on period is determined in accordance with the threshold value of the transmissivity characteristic relative to the voltage applied to the electro-optical material. In addition, a temperature may be detected, and the length of the on period in the second period may be  
25 determined in accordance with the detected temperature. In this case,



even when the threshold value of the transmissivity characteristic changes in accordance with a change in the ambient temperature, it is possible to appropriately change the on period. Concerning the detection of temperature, the temperature of the electro-optical device can be directly detected, or the ambient temperature around the electro-optical device can be detected. In other words, the detection of temperature is to detect a temperature change which influences the characteristics of the electro-optical material.

In order to achieve the above objects, a second invention is a driving circuit for an electro-optical device, which drives pixels including pixel electrodes provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines and switching devices for establishing conduction between the data lines and the pixel electrodes when scanning signals are supplied to the scanning lines. The driving circuit is characterized by including a scanning-line driving circuit for sequentially supplying, in a first period forming part of a single frame, the scanning signals to the respective scanning lines every sub-field which is obtained by dividing the first period. In a second period of the single frame, excluding the first period, the scanning-line driving circuit sequentially supplies the scanning signals, which make the switching devices conducting, to the respective scanning lines. A data-line driving circuit supplies, in the first period, signals each designating turning on or off of each pixel in accordance with a gray level of the pixel every sub-field to the data lines which correspond to the pixels in a period for supplying

the scanning signals to the scanning lines which correspond to the pixels. In the second period, the data-line driving circuit supplies a signal which designates turning on or off of the pixels in accordance with a threshold value of a transmissivity characteristic relative to a voltage applied to electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.

According to the second invention, for reasons similar to those described in the first invention, the signals supplied to the pixels are digital signals. Thus, display unevenness due to nonuniformity in device characteristics and wiring resistances is prevented. As a result, high-quality and high-definition gray-scale display can be performed. Also, in the second period, turning on/off of the pixel is controlled in accordance with the threshold voltage of the electro-optical material. Even when the composition, cell gap, or temperature characteristic of the liquid crystal is different, it is possible to apply an appropriate voltage to the electro-optical material for the second period. As a result, the versatility of the driving circuit is increased.

In order to achieve the above objects, a third invention is characterized by including a device substrate which includes pixel electrodes provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines and switching devices, which are provided for the respective pixel electrodes, for controlling conduction between the data lines and the pixel electrodes based on scanning signals supplied through the scanning lines. An opposing substrate includes a counter electrode which is opposed to the

pixel electrodes. Electro-optical material is held between the device substrate and the opposing substrate. A scanning-line driving circuit sequentially supplies, in a first period forming part of a single frame, the scanning signals to the respective scanning lines every sub-field which is obtained by dividing the first period. In a second period of the single frame, excluding the first period, the scanning-line driving circuit sequentially supplies the scanning signals, which make the switching devices conducting, to the respective scanning lines. A data-line driving circuit supplies, in the first period, two-level signals each designating turning on or off of each pixel in accordance with a gray-scale of the pixel every sub-field to the data lines which correspond to the pixels in a period for supplying the scanning signals to the scanning lines which correspond to the pixels. In the second period, the data-line driving circuit supplies a signal which designates turning on or off of the pixels in accordance with a threshold value of a transmissivity characteristic relative to a voltage applied to the electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.

According to the third invention, for reasons similar to those described in the first and second inventions, the signals applied to the pixels are digital signals. Thus, display unevenness due to nonuniformity in device characteristics and wiring resistances is prevented. As a result, high-quality and high-definition gray-scale display can be performed.

According to the third invention, it is preferable that a two-level

signal be applied to the counter electrode, and that the polarity of each signal which designates turning on or off of the pixel be inverted in accordance with the level of the two-level signal. Concerning cases in which one level and the other level are applied to the counter  
5 electrode, the average value is used as a reference. The voltages applied to the pixel have opposite polarities, and the absolute values of the voltages are equal. Thus, application of a direct current component to the liquid crystal material held between the pixel electrodes and the counter electrode is prevented.

10 According to the third invention, a potential of the counter electrode may be fixed at a predetermined reference potential, and the polarity of each signal which designates turning on or off of the pixel may be inverted with a predetermined period. In addition, the signal which designates turning on or off of the pixel may be a three-level  
15 signal in which the polarity is inverted with the reference potential at the center. With this arrangement, when the reference potential is regarded as the center, the voltages applied to the pixel have opposite polarities, and the absolute values of the voltages are equal. Thus, application of a DC current to the electro-optical material held between  
20 the pixel electrodes and the counter electrode is prevented.

According to an aspect of the third invention, it is preferable that the device substrate be formed of a semiconductor substrate. Preferably, the scanning-line driving circuit and the data-line driving circuit are formed on the device substrate, and the pixel electrodes are  
25 reflective. Since the electron-transfer rate of the semiconductor

substrate is high, it is possible to increase the responsiveness and reduce the size of the switching devices formed on the substrate and the component devices of the driving circuit. Since the semiconductor substrate is opaque, the electro-optical device is used as a reflection-type device.

In order to achieve the above objects, an electronic apparatus according to a fourth invention includes the above-described electro-optical device. Thus, a D/A converter circuit and an operational amplifier become unnecessary, and the electronic apparatus is not influenced by nonuniformity in characteristics of the D/A converter circuit and the operational amplifier and by nonuniformity in various wiring resistances. According to the electronic apparatus, the cost is reduced, and high-quality and high-definition gray-scale display can be performed.

#### Brief Description of the Drawings

Fig. 1(a) is an illustration of voltage/transmissivity characteristics of an electro-optical device according to an embodiment of the present invention, and Fig. 1(b) is an illustration of variations in the voltage/transmissivity characteristics according to the type of liquid crystal.

Figs. 2(a), (b), and (c) are illustrations of the concepts of the Von period, the Voff period, and the sub-fields in the electro-optical device.

Fig. 3 is a block diagram of the electrical structure of the

electro-optical device.

Figs. 4(a), (b), and (c) are block diagrams of an example of a pixel in the electro-optical device, respectively.

Fig. 5 is a block diagram of the structure of a start-pulse  
5 generating circuit in the electro-optical device.

Fig. 6 is a block diagram of the structure of a data-line driving circuit in the electro-optical device.

Figs. 7(a) and (b) are tables showing the converted contents of gray-scale data in the data-line driving circuit in the electro-optical  
10 apparatus and the contents of two-level signals in the Von period and the Voff period.

Fig. 8 is a timing chart showing the operation of the electro-optical device.

Fig. 9 is a timing chart showing a voltage applied to an opposing  
15 substrate and a voltage applied to pixel electrodes in the electro-optical device in frame units.

Fig. 10 is a block diagram of an application of the data-line driving circuit in the electro-optical device.

Fig. 11 is a timing chart showing the operation of the data-line  
20 driving circuit according to the application.

Fig. 12 is a block diagram of the structure of a clock-signal supply control circuit in an application of the electro-optical device.

Fig. 13 is a timing chart showing the operation of the clock-signal supply control circuit.

25 Fig. 14 is a circuit diagram of a three-level signal generating

circuit according to an application of the electro-optical device.

Fig. 15 is a timing chart showing a voltage applied to the opposing substrate and a voltage applied to the pixel electrodes in the electro-optical device in frame units.

5 Fig. 16 is a plan view of the structure of the electro-optical device.

Fig. 17 is a sectional view of the structure of the electro-optical device.

Fig. 18 is a timing chart showing the operation of an application.

10 Fig. 19 is a sectional view of the structure of a projector as an example of an electronic apparatus to which the electro-optical device is applied.

15 Fig. 20 is a perspective view of the structure of a personal computer as an example of an electronic apparatus to which the electro-optical device is applied.

Fig. 21 is a perspective view of the structure of a cellular phone as an example of an electronic apparatus to which the electro-optical device is applied.

## 20 Reference Numerals

100	electro-optical device
101	device substrate
101a	display region
102	opposing substrate
25 105	liquid crystal (electro-optical material)

108 counter electrode  
112 scanning lines  
114 data lines  
116 transistors  
5 118 pixel electrodes  
119 storage capacitors  
130 scanning-line driving circuit  
140 data-line driving circuit  
1410 X shift register  
10 1420 first latch circuit  
1430 second latch circuit  
1440 three-level signal generating circuit  
200 timing-signal generating circuit  
210 start-pulse generating circuit  
15 300 data converter circuit  
400 clock-signal supply control circuit

#### Best Mode for Carrying Out the Invention

Embodiments of the present invention are described with reference  
20 to the drawings.

#### <Conceptual Assumption>

Before describing an embodiment, the concept of a sub-field, which  
is an assumption about an electro-optical device according to the  
present embodiment, will be described. In general, in liquid crystal  
25 displays which use liquid crystal as the electro-optical material, the



relationship between an effective voltage value applied to a liquid crystal layer (when a voltage is fixed and a pulse width of an on-voltage is changed) and relative transmissivity (or reflectivity) in, for example, a normally-black mode, in which black is displayed in a no-voltage-applied state, is shown in Fig. 1(a). Specifically, as the effective voltage value applied to a liquid crystal layer increases, the transmissivity also increases nonlinearly and saturates. The relative transmissivity used herein is obtained by normalization in which the minimum value and the maximum value of the amount of transmitted light are set as 0% and 100%, respectively.

It is assumed that the electro-optical device according to the present embodiment performs 8-level gray-scale display and that gray-scale (gradation) data represented by 3 bits represents the transmissivity shown in the drawings. Concerning intermediate transmissivity, excluding 0% transmissivity and 100% transmissivity, effective voltage values applied to the liquid crystal layer are represented by  $V_1$ ,  $V_2$ , ..., and  $V_6$ . Hitherto, these voltages are applied to the liquid crystal layer through data lines. As described in the background art, voltages  $V_1$ ,  $V_2$ , ..., and  $V_6$  corresponding to intermediate gray-scale levels are easily influenced by nonuniformity in characteristics of analog circuits such as a D/A converter circuit and an operational amplifier and by nonuniformity in various wiring resistances. In addition, variations may be often caused in pixels. As a result, it is difficult to perform high-quality and high-definition gray-scale display.

In order to solve this problem, first, the electro-optical device according to the present embodiment is configured to select a voltage to be applied instantaneously to the liquid crystal layer from, for example, either voltage VL (= 0) corresponding to an L level or voltage VH

5 corresponding to an H level.

With this arrangement, when voltage VL is applied to the liquid crystal layer over the period of one frame (1f), off-display is performed for the entire period. Hence, the transmissivity is 0%. When the ratio between a period for applying voltage VL to the liquid crystal layer and a period for applying voltage VH, within the period of one field, is controlled so that the effective voltage values applied to the liquid crystal layer are V1, V2, ..., and V6, gray-scale display in accordance with the voltages can be performed. When the voltage applied to the liquid crystal layer exceeds V7, the transmissivity is still 100% due to saturation.

When Va represents a voltage value at which the transmissivity starts rising from 0%, V1, V2, ..., and V6 can be expressed as  $Va+(V1-Va)$ ,  $Va+(V2-Va)$ , ..., and  $Va+(V6-Va)$ , respectively. In other words, when Vd represents an effective voltage value corresponding to required transmissivity, Vd is given by the sum of voltage value Va at which the transmissivity starts rising from 0% and Vd-Va. As described above, in the present embodiment, the ratio between a period for applying voltage VL to the liquid crystal layer and a period for applying voltage VH within the period of one frame is controlled, and hence the effective voltage value applied to the liquid crystal layer is Vd.

Second, in the electro-optical device according to the present embodiment, a partial period (first period) of the period of one frame (1f) is reserved as a necessary period for generating an effective voltage value  $V_d - V_a$  in accordance with the gray-scale data, and this period is divided into a plurality of segments. Based on the gray-scale data, it is determined for each segment whether to apply voltage  $V_L$  or voltage  $V_H$  to the liquid crystal layer. In this way, an effective voltage having the value  $V_d - V_a$  is applied to the liquid crystal layer. In the following description, the segments are referred to as sub-fields.

Third, in the electro-optical device according to the present embodiment, it is determined, in the remaining segment (second period: period other than the sub-fields) within the period of one frame (1f), whether to apply voltage  $V_L$  or voltage  $V_H$  to the liquid crystal layer so that voltage value  $V_a$  at which the transmissivity starts rising from 0% is applied as an effective voltage value to the liquid crystal layer. In the following description, a period for applying voltage  $V_H$  to the liquid crystal layer is referred to as the Von period, and a period for applying voltage  $V_L$  to the liquid crystal layer is referred to as the Voff period.

Concerning transmissivity characteristics relative to the voltage applied to the liquid crystal, a threshold voltage  $V_{th}$  varies in accordance with the composition of liquid crystal, the thickness (cell gap) of the liquid crystal layer, or the ambient temperature. The threshold voltage is the necessary voltage applied to the liquid crystal which is required to obtain 10% transmissivity. In the example shown in

Fig. 1(b), the threshold voltage  $V_{th}$  increases in the order of transmissivity characteristics X, Y, and Z. In the case of the transmissivity characteristic X, the necessary effective voltage for gray-scale display is within the range of  $V_{ax}$  to  $V_{bx}$ . In the case of the transmissivity characteristic Z, the necessary effective voltage is within the range of  $V_{az}$  to  $V_{bz}$ . The range of the necessary effective voltage for gray-scale display differs according to the type of liquid crystal. Voltage  $V_a$  differs according to the type of liquid crystal and is a value defined in accordance with the threshold voltage  $V_{th}$ . In other words, the voltage  $V_a$  changes in accordance with the threshold voltage  $V_{th}$  of the liquid crystal used in the electro-optical device. In contrast, concerning a driving circuit for the electro-optical device, a general-purpose driving circuit for driving various electro-optical devices is desirable.

Fourth, in the electro-optical device according to the present embodiment, within the remaining period (second period  $T_2$ ), the  $V_{on}$  period for applying voltage  $V_H$  to the liquid crystal layer is varied in accordance with the threshold voltage  $V_{th}$  of the liquid crystal used in the electro-optical device.

In Fig. 2, the division of one frame into segments is shown. Fig. 2(a) illustrates that a second period  $T_2$  starts immediately after the beginning of one frame, and when the second period ends, a first period divided into sub-fields starts. Fig. 2(b) shows that the  $V_{on}$  period and the  $V_{off}$  period in the second period  $T_2$  are separated and that the first period  $T_1$  is inserted therebetween. Fig. 2(c) illustrates that the

second period T2 is dispersed in the first period T1. Since gray-scale display of the liquid crystal is determined in accordance with an effective voltage value applied to the liquid crystal, the sub-fields, the Von period, and the Voff period can be arranged in any manner within one frame.

When the gray-scale data includes 3 bits as shown in Fig. 1(a), the above-described first period T1 is divided into 7 segments, as shown in Fig. 2. The segments are referred to as sub-fields Sf1, Sf2, ..., Sf6, and Sf7 for convenience. It is assumed that the transmissivity characteristic of the liquid crystal used in the electro-optical device is X shown in Fig. 1(b). In this case, it is necessary to apply an effective voltage which corresponds to voltage Vax to the liquid crystal for the second period T2. The effective voltage value is given by a square root obtained by averaging the squares of instantaneous voltage values over one cycle (one frame). The Von period for applying voltage VH is set to the period  $(V_{ax}/V_H)^2$  relative to one frame (1f). Thus, for all pixels, it is possible to at least apply the voltage value Vax as an effective voltage to the liquid crystal layer regardless of the gray-scale data.

When the gray-scale data for a particular pixel is (001) (in other words, when performing gray-scale display in which the transmissivity of the pixel is 14.3%), the voltage VH is applied to the liquid crystal of the pixel for the sub-field Sf1 in the period of one frame (1f). For the other segments, voltage VL (= 0) is applied. In this case, the period of the sub-field Sf1 is set as a period for applying the voltage

value  $V_1 - V_{ax}$  as an effective voltage. Application of voltage  $V_H$  only for the sub-field  $Sf_1$  in the first period means that voltage value  $V_1$  is applied to the liquid crystal as an effective voltage value.

Accordingly, gray-scale display in which the transmissivity of the pixel is 14.3% can be performed.

For example, when the gray-scale data is (010) (that is, when performing gray-scale display in which the transmissivity of the pixel is 28.6%), the voltage  $V_H$  is applied to the liquid crystal layer of the pixel for the sub-field  $Sf_1$  and the sub-field  $Sf_2$  in the period of one frame (1f). At the same time, the voltage  $V_L$  is applied for the remaining segments. The accumulated period of the sub-field  $Sf_1$  and the sub-field  $Sf_2$  is set as a period for applying the voltage value  $V_2 - V_{ax}$  as an effective voltage. The effective voltage value applied to the liquid crystal layer for the period of one frame (1f) becomes the voltage  $V_2$ . Hence, gray-scale display in which the transmissivity of the pixel is 28.6% can be performed.

Similarly, when the gray-scale data is (011) (that is, when performing gray-scale display in which the transmissivity of the pixel is 42.9%), the voltage  $V_H$  is applied to the liquid crystal layer of the pixel for the sub-fields  $Sf_1$  to  $Sf_3$  in the period of one frame (1f). At the same time, the voltage  $V_L$  is applied for the remaining segments. The accumulated period of the sub-fields  $Sf_1$  to  $Sf_3$  is set as a period for applying the voltage value  $V_3 - V_{ax}$  as an effective voltage. The effective voltage value applied to the liquid crystal layer for the period of one frame (1f) becomes voltage  $V_3$ . Hence, gray-scale display

in which the transmissivity of the pixel is 42.9% can be performed.  
Similarly, the periods of the sub-fields Sf4 to Sf7 are respectively set.

In this manner, the first period is divided into seven sub-fields Sf1, Sf2, ..., and Sf7. It is determined for each sub-field whether to apply voltage VH or voltage VL to the liquid crystal layer. For the second period, it is determined whether to apply voltage VL or voltage VH to the liquid crystal layer so that voltage value Va which starts rising from 0% transmissivity is applied to the liquid crystal layer as an effective voltage value. As a result, although the voltage applied to the liquid crystal layer has two values, i.e., VL and VH, it is possible to perform gray-scale display corresponding to each transmissivity. The structure for achieving this will now be described with reference to the drawings.

<Overall structure>

The electro-optical device according to the present embodiment is a liquid crystal device using liquid crystal as the electro-optical material. As described hereinafter, a device substrate and an opposing substrate are bonded with a predetermined separation, and the separation is filled with liquid crystal, that is, the electro-optical material.

In the electro-optical device according to the present embodiment, a semiconductor substrate is used as the device substrate, on which transistors for driving pixels and peripheral driving circuits are formed. The electro-optical device in this example divides one frame into the Von period, the sub-fields Sf1 to Sf7, and the Voff period, in order, as shown in Fig. 2(b).

Fig. 3 is a block diagram of the electrical structure of the electro-optical device. In the drawing, a timing-signal generating circuit 200 generates various timing signals and clock signals, which are described hereinafter, in accordance with a vertical scanning signal Vs, a horizontal scanning signal Hs, and a dot clock signal DCLK, which are supplied from a high-level apparatus (not shown). First, an alternating current (AC) signal FR is a signal whose level is inverted every frame. Second, an AC drive signal LCOM is a signal whose level is inverted every frame and which is applied to a counter electrode on the opposing substrate. The phase of the AC drive signal LCOM lags by one clock of a latch pulse LP relative to the AC signal FR. Third, a start pulse DY is a pulse signal which is output at the beginning of the Vo period, the Voff period, and each sub-field. Fourth, a clock signal CLY is a signal which defines a horizontal scanning interval of a scanning side (Y side). Fifth, the latch pulse LP is a pulse signal which is output at the beginning of the horizontal scanning interval. The latch pulse LP is output for level transitions (rising and falling) of the clock signal CLY. Sixth, a clock signal CLX is a signal which defines a so-called dot clock.

In a display region 101a on the device substrate, a plurality of scanning lines 112 is formed extending in the X (row) direction. Also, a plurality of data lines 114 is formed extending in the Y (column) direction. Pixels 110 are formed corresponding to intersections of the scanning lines 112 and the data lines 114 and the pixels are aligned in the form of a matrix. In order to simplify the description, the total



number of scanning lines 112 is m, and the total number of data lines 114 is n (where m and n are integers equal to 2 or greater). Although an  $m \times n$  matrix display device is described in the present embodiment, the present invention is not limited to the present embodiment.

5 <Structure of a pixel>

The specific structure of each pixel 110 is, for example, as shown in Fig. 4(a). In this structure, the gate of a transistor (MOSFET) 116 is connected to the scanning line 112, the source is connected to the data line 114, and the drain is connected to a pixel electrode 118.

10 Liquid crystal 105, which is the electro-optical material, is held between the pixel electrode 118 and a counter electrode 108, thereby forming a liquid crystal layer. As described hereinafter, the counter electrode 108 is a transparent electrode formed on the overall surface of the opposing substrate so that the counter electrode 108 is opposed to the pixel electrode 118. The potential of the counter electrode 108 is maintained at a constant value in general electro-optical devices.

15 In contrast, in the electro-optical device according to the present embodiment, the above-described AC drive signal LCOM is applied, and hence the level of the potential is inverted every frame. A storage

20 capacitor 119 is formed between the pixel electrode 118 and the counter electrode 108, and the storage capacitor 119 prevents leakage of charge accumulated in the liquid crystal layer. Although the storage capacitor 119 is formed between the pixel electrode 119 and the counter electrode 108, the storage capacitor 119 can be formed between the pixel electrode

25 119 and the ground potential GND or between the pixel electrode 119 and

a gate line or the like.

In the structure shown in Fig. 4(a), only one channel-type transistor is used as the transistor 116. Thus, it is necessary to have an off-setting voltage. When the structure in which a P-channel transistor and an N-channel transistor are complementarily combined, as shown in Fig. 4(b), is used, influence of the off-setting voltage can be cancelled out. In this complementary structure, it is necessary to supply signals at exclusive levels as scanning signals. Hence, two scanning lines 112a and 112b are necessary for a single row of pixels 110.

Alternatively, the structure of the pixel 110 is shown in Fig. 4(c). In this example, the data line 114 consists of two data lines 114a and 114b. A data signal is supplied to the data line 114a, whereas an inverted data signal in which the polarity of the data signal is inverted is supplied to the data line 114b. The gates of transistors (MOSFETs) 120 and 121 are connected to the scanning line 112. The source of the transistor 120 is connected to the data line 114a, and the source of the transistor 121 is connected to the data line 114b. Between the drains of the transistors 120 and 121, inverters 122 and 123 are provided to form a latch circuit. In addition, voltage feeding lines 126 and 127 for feeding the on-voltage  $V_{on}$  and the off-voltage  $V_{off}$ , respectively, are provided. These voltages are selectively applied to the pixel electrode 118 through transfer gates 124 and 125. The transfer gates 124 and 125 are configured to enter an on state when the level of a respective control input terminal is the H level and to

enter an off state when the level is the L level.

In this example, when the voltage of the scanning line 112 is at the H level, the transistors 120 and 121 enter an on state. A data signal and an inverted data signal are supplied to control input terminals of the transfer gates 124 and 125, respectively. When the level of the data signal is H level, on-voltage Von is applied to the pixel electrode 118. When the level is L level, on-voltage Voff is applied to the pixel electrode 118. In contrast, when the voltage of the scanning line 112 is at the L level, the transistors 120 and 121 enter an on state. The immediately-preceding state is maintained by the latch circuit (the inverters 122 and 123).

<Start-pulse generating circuit>

As described above, according to the present embodiment, one frame is divided into a first period T1 for applying a two-level voltage to the liquid crystal layer in accordance with the gray-scale data in each sub-field and a second period T2 for applying a two-level voltage to the liquid crystal layer in accordance with the threshold value of the liquid crystal.

The switching among the Von period, the Voff period, and the sub-fields is controlled by the start pulse DY. The start pulse DY is generated in a timing-signal generating circuit 200. The structure of a start-pulse generating circuit, which is in the timing-signal generating circuit 200, for generating the start pulse DY is described.

Fig. 5 is a block diagram of an example of the structure of the start-pulse generating circuit. As shown in Fig. 5, a start-pulse

generating circuit 210 includes a counter 211, a comparator 212, a multiplexer 213, a ring counter 214, a D flip-flop 215, and an OR circuit 216.

The counter 211 counts dot clocks DCLK. An output signal of the OR circuit 216 resets the counter value. At the beginning of a field, a reset signal RSET which is at the H level for the period of one cycle of a dot clock DCLK is supplied to one input terminal of the OR circuit 216. Thus, the counter value of the counter 211 is at least reset at the beginning of a frame.

The comparator 212 compares the counter value of the counter 211 and an output data value of the multiplexer 213. When both values match each other, the comparator 212 outputs a matching signal which is at the H level. The multiplexer 213 selectively outputs data Don, Ds1, Ds2, ..., Ds7, and Doff based on the count result of the ring counter 214 for counting the number of start pulses DY. The data Don, Ds1, Ds2, ..., Ds7, and Doff correspond to the periods Von, Sf1, Sf2, ..., Sf7, and Voff shown in Fig. 2(b). The data Don is determined in accordance with the threshold voltage Vth of the liquid crystal and can be varied. For example, data Don can be set for each product model of electro-optical devices. Alternatively, the data Don can be adjusted at the time of shipment in order to compensate for variations among products. Also, a control button can be provided so that a user can perform adjustment. When the user operates the control button, the value of the data Don can be changed. In addition, the temperature of the liquid crystal display or the ambient temperature around the liquid

crystal display can be detected by a temperature sensor. Based on the detected temperature, the value of the data Don can be changed in accordance with temperature characteristics of the liquid crystal. Since the sum of the value of the data Don and the value of the data Doff is constant, an increase or a decrease in the value of the data Don will cause appropriate change in the value of the data Doff. When the duration of the Von period is changed in accordance with the temperature characteristics of the liquid crystal, the ambient temperature follows the change. As a result, an effective voltage value applied to the liquid crystal can be changed. It is therefore possible to maintain a constant displayable gray scale and contrast ratio even when the temperature changes.

When the counter value of the counter reaches the boundary of the sub-fields, the comparator 212 outputs a matching signal. Since the matching signal is fed back to a reset terminal of the counter 211 through the OR circuit 216, the counter 211 again starts counting at the boundary of the sub-fields. The D flip-flop 215 latches an output signal from the OR circuit 216 using a Y-clock signal YCLK and generates the start pulse DY.

#### <Scanning-line driving circuit>

Referring back to Fig. 3, the scanning-line driving circuit 130 is a so-called Y shift register. The scanning-line driving circuit 130 transfers the start pulse DY supplied at the beginning of a sub-field in accordance with the clock signal CLY and exclusively supplies the start pulse DY to the scanning lines 112 one after another as scanning signals

G1, G2, G3, ..., Gm.

<Data-line driving circuit>

The data-line driving circuit 140 sequentially latches n two-level signals Ds within a particular horizontal scanning interval, the number n corresponding to the number of data lines 114, and thereafter simultaneously supplies the latched n two-level signals Ds in the subsequent horizontal scanning interval to the corresponding data lines 114 as data signals d1, d2, d3, ..., dn, respectively. The specific structure of the data-line driving circuit 140 is shown in Fig. 6.

Specifically, the data-line driving circuit 140 includes an X shift register 1410, a first latch circuit 1420, and a second latch circuit 1430. The X shift register 1410 transfers the latch pulse LP supplied at the beginning of a horizontal scanning interval in accordance with the clock signal CLX and exclusively supplies the latch pulse LP as latch signals S1, S2, S3, ..., Sn one after another. The first latch circuit 1420 sequentially latches the two-level signals Ds at the falling of latch signals S1, S2, S3, ..., Sn. The second latch circuit 1430 simultaneously latches the two-level signals Ds latched by the first latch circuit 1420 at the falling of the latch pulse LP and supplies the two-level signals Ds as data signals d1, d2, d3, ..., dn to the data lines 114, respectively.

<Data converter circuit>

A data converter circuit 300 will now be described. In order to write the H level or the L level in accordance with a gray-scale level in each of the sub-fields Sf1 to Sf7, some kind of conversion of the

gray-scale data which correspond to pixels is necessary. In order to apply the voltage  $V_a$ , at which the transmissivity characteristic of the liquid crystal starts rising from 0%, as an effective voltage by writing a two-level voltage, it is necessary to apply the H-level voltage to the liquid crystal layer during the Von period.

To this end, the data converter circuit 300 shown in Fig. 3 is provided. Specifically, the data converter circuit 300 converts 3-bit gray-scale data D0 to D2, which is supplied in synchronization with the vertical scanning signal Vs, the horizontal scanning signal Hs, and the dot clock signal DCLK and which corresponds to each pixel, into a two-level signal Ds in each of the sub-fields Sf1 to Sf7. Also, the data converter circuit 300 supplies the H-level two-level signal Ds to each pixel for the Von period and supplies the L-level two-level signal Ds to each pixel during the Voff period.

In the data converter circuit 300, it is necessary to recognize the present sub-field within one frame or to recognize whether the present period is the Von period or the Voff period. To this end, for example, the following method can be used. Specifically, since AC driving is performed in the present embodiment, the potential of the counter electrode 108 is inverted every frame by the AC drive signal LCOM. A counter for counting the start pulses DY can be provided in the data converter circuit 300, in which the count result is reset by level transitions (rising and falling) of the AC signal FR. By referring to the count result, it is possible to recognize the present sub-field or the like.

The data converter circuit 300 is required to convert the gray-scale data D0 to D2 into two-level signals Ds in accordance with the level of the AC signal FR. Specifically, when the AC signal FR is at the L level, the data converter circuit 300 outputs two-level signals Ds corresponding to the gray-scale data D0 to D2 in accordance with the contents shown in Fig. 7(a). When the AC signal FR is at the H level, the data converter circuit 300 outputs the two-level signals Ds in accordance with the contents shown in Fig. 7(b). In addition, it is necessary to effectively apply the H-level voltage to the liquid crystal layer during the Von period and apply the L-level voltage during the Voff period. For these periods, the data converter circuit 300 outputs the two-level signals Ds shown in Fig. 7 in accordance with the level of the AC signal FR.

The two-level signals Ds are required to be output in synchronization with the operation of the scanning-line driving circuit 130 and the data-line driving circuit 140. Therefore, the start pulse DY, the clock signal CLY in synchronization with horizontal scanning, the latch pulse LP defining the beginning of a horizontal scanning interval, and the clock signal CLX corresponding to the dot clock signal are supplied to the data converter circuit 300. As described above, in the data-line driving circuit 140, the first latch circuit 1420 dot-sequentially latches two-level signals in a particular horizontal scanning interval, and in the subsequent horizontal scanning interval, the second latch circuit 1430 simultaneously supplies the two-level signals as data signals d1, d2, d3, ..., dn to the respective data lines



114. The data converter circuit 300 outputs the two-level signals Ds with a timing preceding the operation of the scanning-line driving circuit 130 and the data-line driving circuit 140 by one horizontal scanning interval.

5

<Operation>

The operation of the electro-optical device according to the above-described embodiment will now be described. Fig. 8 is a timing chart for describing the operation of the electro-optical device.

10

The AC signal FR is a signal whose level is inverted every frame (1f). A start pulse DY is supplied at the beginning of the Von period, the Voff period, and each sub-field.

15

When the start pulse DY is supplied in one frame (1f) in which the AC signal FR is at the L level, the scanning signals G1, G2, G3, ..., Gm are exclusively output one after another for a period (t) based on the clock signal CLY in the scanning-line driving circuit 130 (see Fig. 3). The period (t) is set as a period shorter than the shortest sub-field.

20

The scanning signals G1, G2, G3, ..., Gm each have a pulse width which corresponds to a half period of the clock signal CLY. When the clock signal CLY first rises after the start pulse DY has been supplied, the scanning signal G1 which corresponds to the first scanning line 112 from the top is output, which is delayed at least by a half period of the clock signal CLY. Within a period from the supplying of the start pulse DY to the outputting of the scanning signal G1, one shot (G0) of

25

the latch pulse LP is supplied to the data-line driving circuit 140.

The operation in which one shot (G0) of the latch pulse LP is supplied will now be discussed. When one shot (G0) of the latch pulse LP is supplied to the data-line driving circuit 140, the latch signals S1, S2, S3, ..., Sn are exclusively output one after another in a horizontal scanning interval (1H) based on the clock signal CLX in the data-line driving circuit 140 (see Fig. 6). The latch signals S1, S2, S3, ..., Sn each have a pulse width which corresponds to a half period of the clock signal CLX.

At the falling of the latch signal S1, the first latch circuit 1420 shown in Fig. 6 latches the two-level signal Ds for the pixel 110 which corresponds to the intersection of the first scanning line 112 from the top and the first data line 114 from the left. Next, at the falling of the latch signal S2, the first latch circuit 1420 latches the two-level signal Ds for the pixel 110 which corresponds to the intersection of the first scanning line 112 from the top and the second data line 114 from the left. From this time onward, the first latch circuit 1420 similarly latches the two-level signal Ds for the pixel 110 which corresponds to the first scanning line 112 from the top and the n-th data line 114 from the left.

Accordingly, the two-level signals Ds for a row of pixels which correspond to the intersections with the first scanning line 112 from the top are dot-sequentially latched by the first latch circuit 1420. It goes without saying that the data converter circuit 300 converts the gray-scale data D0 to D2 for each pixel into the two-level signal Ds and outputs the two-level signal Ds in accordance with a latch timing of the

first latch circuit 1420. Since it is assumed that the AC signal FR is at the L level, reference to the table shown in Fig. 7(a) is made. The two-level signal Ds which corresponds to the sub-field Sfl is output in accordance with the gray-scale data D0 to D2.

5        When the clock signal CLY falls and the scanning signal G1 is output, the first scanning line 112 from the top, as shown in Fig. 3, is selected. As a result, all the transistors 116 for the pixels 110 which correspond to the intersections with the scanning line 112 are turned on. In contrast, when the clock signal CLY falls, the latch pulse LP is  
10       output. With the timing in which the latch pulse LP falls, the second latch circuit 1430 simultaneously supplies the two-level signals Ds which are dot-sequentially latched by the first latch circuit 1420 as the data signals d1, d2, d3, ..., dn to the respective data lines 114. The data signals d1, d2, d3, ..., dn are simultaneously written to the  
15       pixels 110 in the first row from the top.

In parallel with the writing, the two-level signals Ds for a row of pixels which correspond to the intersections with the second scanning line 112 from the top, as shown in Fig. 3, are dot-sequentially latched by the first latch circuit 1420.

20       From this time onward, similar operations are repeated until the scanning signal Gm which corresponds to the m-th scanning line 112 is output. In other words, in a horizontal scanning interval (1H) in which a particular scanning signal Gi (where i is an integer which satisfies  $1 \leq i \leq m$ ) is output, writing of the data signals d1 to dn for a row of  
25       pixels 110 which correspond to the i-th scanning line 112 and dot-

sequential latching of the two-level signals Ds which correspond to a row of pixels 110 which correspond to the (i+1)th scanning line 112 are performed in parallel. The data signals written to the pixels 110 are maintained until writing is performed for the subsequent sub-field Sf2.

5 From this time onward, similar operations are repeated until the start pulse DY which defines the beginning of a sub-field is supplied. The data converter circuit 300 (see Fig. 1) converts the gray-scale data D0 to D2 into the two-level signal Ds by referring to the corresponding sub-field item from among the sub-fields Sf1 to Sf7.

10 During the Von period and the Voff period, writing is similarly performed. In the Von period, the two-level signal Ds is always at the H level. In the Voff period, the level of the two-level signal Ds is always at the L level.

15 When the AC signal FR is inverted to the H level after one frame has passed, similar operations are repeated for each sub-field. Concerning conversion of the gray-scale data D0 to D2 into the two-level signal Ds, reference to the table shown in Fig. 7(b) is made. In the Von period and the Voff period, reference to the table shown in Fig. 7(b) is made.

20 Next, a voltage applied to the liquid crystal layer of the pixel 110 by performing the above operation will be described. Fig. 9 is a timing chart describing the gray-scale data and waveforms of voltage applied to the pixel electrode 118 in the pixel 110.

For example, when the AC drive signal LCOM is at the L level, and  
25 when the gray-scale data D0-D2 for a particular pixel is (000), as a

result of conversion in accordance with the contents shown in Fig. 7(a), as shown in Fig. 9, the H level is written to the pixel electrode 118 in the pixel for the Von period, and the L level is written to the pixel electrode 118 in the pixel for the remaining period. As described above, when the H level is written during the Von period, the effective voltage value applied to the liquid crystal layer is  $V_a$ . Hence, the transmissivity of the pixel is 0% which corresponds to the gray-scale data (000).

When the gray-scale data D0-D2 for a particular pixel is (100), as a result of conversion in accordance with the contents shown in Fig. 7(a), as shown in Fig. 9, the H level is written to the pixel electrode 118 in the pixel for the Von period and for the sub-fields Sf1 to Sf4, and the L level is written for the subsequent sub-fields Sf5 to Sf7 and for the Voff period. The ratio of the period of the sub-fields Sf1 to Sf4 to one frame (1f) corresponds to  $(V_4 - V_a)$ , and the ratio of the Von period to one frame (1f) corresponds to  $(V_a)$ . The effective voltage value applied, for one frame, to the pixel electrode 118 in the pixel is  $V_4$ . Hence, the transmissivity of the pixel is 57.1% which corresponds to the gray-scale data (100). Descriptions of the other gray-scale data will be omitted.

When the gray-scale data D0 to D2 for a particular pixel is (111), as a result of conversion in accordance with the contents shown in Fig. 7(a), as shown in Fig. 9, the H level is written over one frame (1f) except for the Voff period. The transmissivity of the pixel is 100% which corresponds to the gray-scale data (111).

When the AC drive signal LCOM is at the H level, an inverted level, compared with the case of the H level, is applied to the pixel electrode 118. When the average value of the H level and the L level is used as a reference voltage, and when the AC drive signal LCOM is at the H level, the polarity of a voltage applied to each liquid crystal layer is the inverse of the voltage applied when the AC drive signal LCOM is at the L level, and absolute values of the two voltages are equal. Thus, application of a direct current (DC) component to the liquid crystal layer is prevented. As a result, deterioration of the liquid crystal 105 is prevented.

According to the electro-optical device of the present embodiment, one frame (1f) is divided into the sub-fields Sf1 to Sf7 in accordance with voltage ratios of gray-scale characteristics. By writing the H level or the L level to pixels for each sub-field, the effective voltage value in one frame is controlled. The data signals d1 to dn supplied to the data lines 114 are at the H level or the L level, i.e., two levels. Thus, peripheral circuits such as driving circuits do not require circuits such as a high-accuracy D/A converter circuit and an operational amplifier for processing analog signals. In this way, the circuit configuration is substantially simplified, and the cost of the overall device is reduced. Since the data signals d1 to dn supplied to the data lines 114 have two levels, display unevenness due to nonuniformity in device characteristics and wiring resistances does not occur. According to the electro-optical device of the present embodiment, high-quality and high-definition gray-scale display can be

performed.

Apart from the sub-fields, the Von period and the Voff period are allocated within one frame, and the duration of the Von period can be adjusted by the voltage  $V_a$  at which the transmissivity characteristics of the liquid crystal starts rising. Accordingly, the embodiment can be applied to electro-optical devices using various types of liquid crystal, thereby increasing the versatility of the device.

In the above embodiment, the level of the AC drive signal LCOM is inverted with a period of one frame. However, the present invention is not limited to this embodiment. For example, the level inversion with a period of two or more frames can be performed. In the above-described embodiment, the data converter circuit 300 detects the present sub-field by counting the start pulses DY and by resetting the count result in accordance with transitions of the AC signal FR. When the level of the AC signal FR is inverted with a period of two frames, it is necessary to supply some kind of a signal for defining a frame.

A voltage applied to each pixel may be shifted due to characteristics of the transistor 116, the storage capacitor 119, and the capacitance of the liquid crystal. In such cases, the voltage LCOM applied to the counter electrode 110 may be shifted in accordance with a voltage shifted amount.

#### <Application (1)>

In the above-described embodiment, it is necessary to complete writing for each sub-field within the period (t) which is shorter than

the minimum sub-field. At the same time, in the above-described embodiment, 8-level gray-scale display is performed. In order to increase the number of levels in the gray-scale display, such as 16-level gray-scale display, 64-level gray-scale display, and the like, it is necessary to further shorten the period of each sub-field and to complete writing for each sub-field within a shorter period of time.

Since the driving circuits, and particularly the X shift register 1410 in the data-line driving circuit 140, operate in the vicinity of an upper limit, it is impossible to increase the number of levels in the gray-scale display if the structure remains unaltered. An application is described in which improvements in this regard are made.

Fig. 10 is a block diagram of the structure of a data-line driving circuit in an electro-optical device according to the application. In this diagram, an X shift register 1412 is similar to the X shift register 1410 shown in Fig. 6 in transferring the latch pulse LP in accordance with the clock signal CLX. The X shift register 1412 differs from the X shift register 1410 in that the number of stages is reduced to half. In other words, it is assumed that an integer  $p$  satisfies  $n = 2p$ . The X shift register 1412 sequentially outputs the latch signals  $S_1$ ,  $S_2$ , ...,  $S_p$ .

In this application, a two-level signal is supplied using two different lines, that is, a two-level signal  $Ds_1$  to be supplied to the odd-numbered data lines 114 from the left and a two-level signal  $Ds_2$  to be supplied to the even-numbered data lines 114. Concerning a first latch circuit 1422, a section for latching the two-level signal  $Ds_1$



which corresponds to the odd-numbered data lines 114 is paired with a section for latching the two-level signal Ds2 which corresponds to the remaining even-numbered data lines 114, thus simultaneously performing latching at the falling of a single latch signal.

5        According to the data-line driving circuit 140, as shown in Fig. 11, the two-level signals Ds1 and Ds2 for two pixels are simultaneously latched by each of the latch signals S1, S2, S3, ... It is thus possible to reduce the necessary horizontal scanning interval to half while maintaining the frequency of the clock signal CLX as that in the above-described embodiment. Based on "n" which corresponds to the total number of data lines 114, the number of stages in a unit circuit which forms the X shift register 1412 can be reduced to "p" which is half of "n". Hence, the structure of the X shift register 1412 can be simplified compared with the X shift register 1410 (shown in Fig. 6).

10       Since the number of stages in a unit circuit which forms the X shift register 1412 is reduced to half, if the necessary horizontal scanning interval is the same, it means that the clock signal CLX can be reduced to half. With the same horizontal scanning interval, it is possible to reduce power consumption in accordance with an operating frequency.

20       According to this application, the number of sections in the first latch circuit 1422 for simultaneously latching signals using the latch signals is "2". It is also possible to use "3" or greater. In this case, two-level signals are supplied using different lines in accordance with the number of sections.

25

<Application (2)>

In the above-described embodiment, writing for the Von period, the Voff period, and each sub-field are completed within the period (t).

5 Concerning a particular sub-field, in a period from the completion of writing to the beginning of the subsequent sub-field, only the operation of maintaining a voltage written in the liquid crystal layer of each pixel is performed.

10 In contrast, the clock signal CLX having an extremely high frequency is supplied to the foregoing drive circuits, particularly to the data-line driving circuit 140. In general, shift registers are provided with numerous clocked inverters in which a clock signal is input to the gate thereof. In view from the timing-signal generating circuit 200 which is the supply source of the clock signal CLX, the X  
15 shift register 1410 (1412) is a capacitive load.

When the clock signal CLX is supplied within the period for performing the above-described maintaining operation, the power is purposelessly consumed by the capacitive load. As a result, the power consumption is increased. An application will now be described in which  
20 improvements in this regard are made.

In this application, a clock-signal supply control circuit 400 shown in Fig. 12 is inserted before the clock signal CLX output from the timing-signal generating circuit 200 reaches the X shift register 1410 (1420). The clock-signal supply control circuit 400 includes an RS  
25 flip-flop 402 and an AND circuit 404. Concerning the RS flip-flop 402,

the start pulse DY is input to a set input terminal S and the scanning signal Gm is input to a reset input terminal R. The AND circuit 404 obtains the AND signal of the clock signal CLX supplied from the timing-signal generating circuit 200 and a signal output from an output terminal Q of the RS flip-flop 402 and supplies the AND signal as the clock signal CLX to the X shift register 1410 (1420) in the data-line driving circuit 140.

Concerning the clock-signal supply control circuit 400, when the start pulse DY is supplied at the beginning of a particular sub-field, the RS flip-flop 402 is set, and the signal output from the output terminal Q becomes the H level. As a result, the AND circuit 404 opens. As shown in Fig. 13, the supply of the clock signal CLX to the X shift register 1410 (1420) starts. Concerning the data-line driving circuit 140, in response to the latch pulse LP which is supplied thereto immediately thereafter, dot-sequential latching of the two-level signals is performed by the first latch circuit 1420 (1422).

After the supply of the clock signal CLX is started by the start pulse DY, when the scanning signal Gm for selecting the last (m-th from the top) scanning line 112 in the sub-field is supplied, the RS flip-flop 402 is reset. The signal output from the output terminal Q of the RS flip flop 402 becomes the L level. Hence, the AND circuit 404 is closed. As shown in Fig. 13, the supply of the clock signal CLX to the X shift register 1410 (1412) is interrupted. Since the two-level signals for a row of pixels which correspond to the intersections with the m-th scanning line 112 are latched prior to the supply of the

scanning signal Gm, no problem is caused if the clock signal CLX is interrupted until the beginning of the subsequent sub-field. In Fig. 13, since the frequency of the clock signal CLX is much higher than the frequency of the clock signal CLY, only the envelope of the clock signal CLX is shown.

With provision of the clock-signal supply control circuit 400, the clock signal CLX is supplied to the X-shift register 1410 (1420) only when necessary. It is possible to suppress the power consumption caused by the capacitive load. Alternatively, a similar clock-signal supply control circuit can be provided for the clock signal CLY at the Y-side. The frequency of the clock signal CLY is much lower than that of the clock signal CLX at the X-side, and hence no serious problem is caused by the power consumption caused by the capacitive load at the Y-side compared with the X-side.

#### <Application (3)>

In the above-described embodiment and in the applications (1) and (2), the AC drive signal LCOM which is a two-level signal is applied to the counter electrode 108. This is done to prevent DC components being applied to the liquid crystal 105. In contrast, in an application (3), the potential of the counter electrode 108 is fixed at a reference potential Vref which is determined in advance, and the liquid crystal 105 is AC-driven.

An electro-optical device in the application (3) has the same structure as the electro-optical device of the above-described

embodiment except for the fact that the AC drive signal LCOM generated by the timing-signal generating circuit 200 is fixed at the reference potential  $V_{ref}$ , that the two-level signal  $D_s$ , which is an output signal of the data converter circuit 300, always outputs a logical level shown in a truth table (when  $FR = L$ ) of Fig. 7(a) (that is, when  $FR = H$ , the two-level signal  $D_s$  shown in Fig. 7(a) is output), and that a three-level signal generating circuit 1440 for generating a three-level signal is included in the data-line driving circuit 140.

Fig. 14 is a circuit diagram of the three-level signal generating circuit 1440. The three-level signal generating circuit 1440 is provided at the subsequent stage of the second latch circuit 1430 shown in Fig. 6 or Fig. 10. The three-level signal generating circuit 1440 converts the output signals  $d_1, d_2, d_3, \dots, d_n$  of the second latch circuit 1430, which undergo transitions between the H level and the L level, into three-level signals and outputs the three-level signals as data signals  $d_1', d_2', d_3', \dots, d_n'$  to the respective data lines 114.

As shown in Fig. 14, the three-level signal generating circuit 1440 consists of switch  $SW_1$  and  $n$  switches  $SW_{21}, SW_{22}, SW_{23}, \dots, SW_{2n}$ . From a voltage source (not shown), a reference potential  $V_{ref}$ , a positive voltage  $+V$  at a positive polarity side, and a negative voltage  $-V$  at a negative polarity side, the positive voltage  $+V$  and the negative voltage  $-V$  being given with the reference potential  $V_{ref}$  at the center, are supplied to the three-level signal generating circuit 301. The switch  $SW_1$  is controlled by the AC signal  $FR$ . If the logical level of the AC signal  $FR$  is the H level, the switch  $SW_1$  selects the negative voltage  $-V$ .

If the logical level is the L level, the switch SW1 selects the positive voltage +V.

The signals d1, d2, d3, ..., dn are supplied to control terminals of the switches SW21, SW22, SW23, ..., SW2n, respectively. When the level of the respective control terminal is the H level, the switches SW21 to SW2n each select an output signal of the switch SW1. When the level of the control terminal is the L level, the switches SW21 to SW2n each select the reference potential Vref. Accordingly, the three-level data signals d1', d2', d3', ..., dn' can be produced digitally without using an analog circuit such as an amplifier.

With the above arrangement, when the AC signal FR is at the H level, the negative voltage -V is supplied to one input terminal of each of the switches SW21 to SW2n. In this case, when the output signals d1 to dn of the second latch circuit 1430 are at the H level, the switches SW21 to SW2n select the negative voltage -V. When the output signals d1 to dn are at the L level, the switches SW21 to SW2n select the reference potential Vref. Thus, when the output signals d1 to dn are at the H level, the data signals d1' to dn' become active, and pixels are to be turned on during the period.

In contrast, when the AC signal FR is at the L level, the positive voltage +V is supplied to one input terminal of each of the switches SW21 to SW2n. In this case, when the output signals d1 to dn of the second latch circuit 1430 are at the H level, the switches SW21 to SW2n select the positive voltage +V. If the output signals d1 to dn are at the L level, the switches SW21 to SW2n select the reference potential

Vref. Thus, when the output signals d1 to dn are at the H level, the data signals d1' to dn' become active, and pixels are to be turned on during the period.

Fig. 15 is a timing chart showing gray-scale data and waveforms of signals applied to the pixel electrode 118 in the electro-optical device of the application (3). Fig. 15 corresponds to Fig. 9. As shown in the drawing, the waveform of a signal (in this example, the data signal d1') applied to the pixel electrode 118 swings to the negative polarity side, with the reference potential Vref at the center, in a first frame 1f, whereas the waveform swings toward the positive polarity side in a second frame 2f. It is adjusted that the absolute value of a voltage at the negative polarity side and the absolute value of a voltage at the positive polarity side are of the same value V. In view of the combination of the first frame 1f and the second frame 2f, a DC voltage is not applied to the liquid crystal 108.

The duration of the Von period is obtained in accordance with the threshold value of the transmissivity characteristics. Thus, even when the waveform of the signal applied to the pixel electrode 118 is inverted periodically, the voltage in accordance with the threshold value of the transmissivity characteristics is effectively applied. Since the periods for applying the positive voltage +V and the negative voltage -V relative to the reference potential Vref are adjusted in accordance with the gray-scale data, the voltage in accordance with the gray-scale data is effectively applied to the liquid crystal 105. In other words, although the applied waveform has three levels, a two-level

signal which turns on or off a pixel is applied to the liquid crystal 105, if the voltage applied to the liquid crystal 105 is regarded effectively. In this regard, the electro-optical device of the application (3) is similar to the electro-optical device of the above-described embodiment.

According to the electro-optical device of the application (3), as in the above-described embodiment, the signal which turns on or off each pixel has two levels. Hence, it is not necessary to have a circuit such as a high-accuracy D/A converter or an operational amplifier for processing analog signals in a peripheral circuit such as a driving circuit. In addition, apart from the sub-fields, the Von period and the Voff period are allocated within one frame, and the duration of the Von period is adjusted by the voltage  $V_a$  at which the transmissivity characteristic of the liquid crystal starts rising. Accordingly, the application (3) can be applied to electro-optical devices using various types of liquid crystal, thereby increasing the versatility of the device.

A voltage applied to each pixel may be shifted by characteristics of the transistor 116, the storage capacity 119, and the capacitance of the liquid crystal 105. In such a case, it is preferable that the reference potential  $V_{ref}$ , which is to be applied to the counter electrode 110 as the AC drive signal LCOM, be shifted from the central voltage (voltage when  $d_1$  to  $d_n$  are at the L level) in accordance with the shifted amount.

<Overall structure of liquid crystal display>



The structure of the electro-optical device according to the above-described embodiment and the applications will now be described with reference to Figs. 16 and 17. Fig. 16 is a plan view of the structure of an electro-optical device 100. Fig. 17 is a sectional view taken  
5 along the line A-A' of Fig. 16.

As shown in the drawings, the structure of the electro-optical device 100 includes a device substrate 101 on which the pixel electrodes 118 are formed and an opposing substrate 102 on which the counter electrode 108 is formed. The device substrate 101 and the opposing  
10 substrate 102 are bonded with a predetermined separation by a sealing section 104, and the separation is filled with the liquid crystal 105 as the electro-optical material. In fact, the sealing section 104 has a notch. The liquid crystal 105 is injected through the notch, and subsequently the sealing section 104 is sealed by a sealant (not shown  
15 in the drawings).

As described above, since the device substrate 101 is a semiconductor substrate, the device substrate 101 is opaque. For this reason, the pixel electrodes 118 are formed of reflective metal such as aluminum. As a result, the electro-optical device 100 is used as a  
20 reflection-type device. In contrast, the opposing substrate 102 is formed of glass or the like, and hence the opposing substrate 102 is transparent.

A light-blocking film 106 is provided in a region inside the sealing section 104 and outside the display region 101a. In the region  
25 in which the light-blocking film 106 is formed, the scanning-line

driving circuit 130 is formed in a region 130a, and the data-line driving circuit 140 is formed in a region 140a. In other words, the light-blocking film 106 prevents light from entering into the driving circuits formed in these regions. Together with the counter electrode 108, the AC drive signal LCOM is applied to the light-blocking film 106. In the region in which the light-blocking film 106 is formed, a voltage applied to the liquid crystal layer is substantially zero. Hence, the device is in the same display state as a no-voltage-applied state of the pixel electrodes 118.

On the device substrate 101, a plurality of connection terminals is formed in a region 107 outside the region 140a in which the data-line driving circuit 140 is formed, with a separation from the sealing section 104. Control signals and power are input to the region 107 from the outside.

Concerning the counter electrode 108 on the opposing substrate 102, electrical conduction is established with the light-blocking film 106 and the connection terminals on the device substrate 101 by conductive material (not shown) which is provided in at least one corner of four corners at which the counter electrode 108 is bonded to the substrate 102. In other words, the AC drive signal LCOM is applied through the connection terminals provided on the device substrate 101 to the light-blocking film 106, and supplied to the counter electrode 108 through the conductive material.

In accordance with the usage of the electro-optical device 100, for example, when the electro-optical device 100 is a direct-viewing-type

device, first, color filters which are aligned in stripes or in the form of a mosaic or a triangle are provided on the opposing substrate 102.

Second, for example, a light-blocking film (black matrix) made of metal material or resin is formed on the opposing substrate 102. For example,

5 when the usage is to modulate colored light rays, that is, when the electro-optical device 100 is used as a light valve of a projector which will be described below, color filters are not formed. When the

electro-optical device 100 is a direct-viewing-type device, a front light unit for irradiating the electro-optical device 100 with light

10 from the opposing substrate 102 side is provided if necessary. On electrode-forming surfaces of the device substrate 101 and the opposing substrate 102, alignment layers (not shown) which are rubbed in predetermined directions are formed, respectively, defining alignment directions of liquid crystal molecules in a no-voltage-applied state.

15 At the opposing substrate 101 side, a polarizer (not shown) in accordance with the alignment direction is formed. If macromolecular dispersed liquid crystal in which the liquid crystal is dispersed as microparticles in a macromolecule is used as the liquid crystal 105, the above alignment layers and the polarizer become unnecessary. As a  
20 result, the efficiency in light utilization is increased. It is therefore advantageous in increasing luminance and reducing power consumption.

#### <Application (4)>

25 In the above-described embodiment, both the Von period and the Voff

period are provided within one frame. Alternatively, only the Von  
period can be provided. An embodiment of this is described below.  
Descriptions of the common portions with the above-described embodiment  
are omitted. The present embodiment has the same structure as that in  
5 the above-described embodiment except for the fact that only the Von  
period is provided.

For example, when the gray-scale data is 000, the two-level signals  
Ds which turn off a pixel are output in all the sub-fields. When the  
gray-scale data is 001, the two-level signal Ds at a level at which a  
10 pixel is turned on is output in the sub-field Sf0. Concerning the gray-  
scale data above these data, every time the value of the gray-scale data  
increases by 1, the number of the sub-fields in which the two-level  
signal Ds for turning on a pixel is output increases by 1.

In the sub-field Sf0, when the gray-scale data is 001 or greater,  
15 the two-level signal Ds which turns on a pixel regardless of the gray-  
scale data is output. This two-level signal Ds is output from the data  
converter circuit 300 to the data-line driving circuit 140 in order to  
apply an effective voltage of about the threshold value Va shown in Fig.  
1(a) to the pixel. The duration of the sub-field Sf0 is determined in  
20 order that, when application of the predetermined voltage VH is  
maintained for the period of the sub-field Sf0, an effective voltage of  
about the threshold value Va is applied to the pixel. Although the sub-  
fields other than the sub-field Sf0 can be of nonuniform duration in  
order to compensate for non-linear voltage/transmissivity  
25 characteristics of the liquid crystal, the sub-fields Sf1 to Sf7 except

for the sub-field Sf0 are of the equal duration in the present embodiment in order to simplify the circuit configuration of a control system.

In the application (4), when the gray-scale data is 000, a voltage which turns off the pixel is applied for the period of the sub-field Sf0. However, it is also possible to apply a voltage which turns on the pixel for the period of the sub-field Sf0 as in the other gray levels. This is because there is no difference in the transmissivity between the two cases since the effective voltage applied to the liquid crystal for the period of Sf0 is Va. In Fig. 18, a timing chart illustrating a case in which a voltage which turns on the pixel is applied for the period of Sf0.

When the gray-scale data is 000, and when a voltage which turns off the pixel is applied for the period of Sf0, it is possible to reduce power consumption and enhance contrast. When applying a voltage which turns on the pixel, the circuit configuration is simplified.

The present embodiment is, of the embodiment which is illustrated in the first place,

<Others>

In the embodiments, the device substrate 101 forming the electro-optical device is a semiconductor substrate, and the transistors 116 connected to the pixel electrodes 118 and components of the driving circuits are formed of MOSFETs. However, the present invention is not limited to these embodiments. For example, the device substrate 101 can

be an amorphous substrate made of glass or quartz. A semiconductor thin film can be deposited on the device substrate 101, and hence a TFT can be formed. When the using TFT in this manner, a transparent substrate can be used as the device substrate 101.

5        Apart from the liquid crystal, an electroluminescence device or the like can be used as the electro-optical material. The present invention can be applied to devices which perform display using electro-optical effects.

10        In the case of organic EL devices, AC driving such as the liquid crystal and polarity inversion are unnecessary.

15        In other words, the present invention is applicable to electro-optical devices which are constructed similarly to the above-described structure, and particularly to all electro-optical devices which perform gray-scale display using pixels performing two-level (on or off) display.

#### <Electronic apparatus>

A few examples of using the above-described liquid crystal display in specific electronic apparatuses will now be described.

#### 20    <1: Projector>

A projector which uses the electro-optical device according to the embodiments is described. Fig. 19 is a plan view of the structure of the projector. As shown in the drawing, a polarizing illumination device 1110 is disposed along a system optical axis PL in a projector 25 1100. Concerning the polarizing illumination device 1110, light emitted

from a lamp 1112 enters a first integrator lens 1120 as luminous fluxes which are substantially parallel to one another by reflection from a reflector 1114. In this manner, the light emitted from the lamp 1112 is divided into a plurality of intermediate luminous fluxes. The intermediate luminous fluxes are converted into polarized luminous fluxes of a single type (s-polarized luminous fluxes) in which polarization directions are substantially aligned by a polarization conversion element 1130 which includes a second integrator lens at the light-incident side. The s-polarized luminous fluxes are emitted from the polarizing illumination device 1110.

The s-polarized luminous fluxes are reflected by an s-polarized luminous flux reflector 1141 of a polarization beam splitter 1140. Of the reflected luminous fluxes, the blue light flux (B) is reflected by a blue-light reflecting layer of a dichroic mirror 1151, and the reflected light is modulated by a reflection-type electro-optical device 100B. Of the luminous fluxes which pass the blue-light reflecting layer of the dichroic mirror 1151, the red light flux (R) is reflected by a red-light reflecting layer of a dichroic mirror 1152, and the reflected light is modulated by a reflection-type liquid electro-optical device 100R. At the same time, of the luminous fluxes which pass the blue-light reflecting layer of the dichroic mirror 1151, the green light flux (G) passes through the red-light reflecting layer of the dichroic mirror 1152 and is modulated by a reflection-type electro-optical device 100G.

In this manner, red light, green light, and blue light which are modulated by the electro-optical devices 100R, 100G, and 100B are

sequentially combined by the polarization beam splitter 1140, and the combined light is projected onto a screen 1170 by a projecting optical system 1160. Since the luminous fluxes corresponding to primary colors R, G, and B enter the electro-optical devices 100R, 100B, and 100G through the dichroic mirrors 1151 and 1152, color filters are unnecessary.

<2: Mobile computer>

An example in which the above-described electro-optical device is applied to a mobile personal computer will now be described. Fig. 20 is a perspective view of the structure of the personal computer. In the drawing, a computer 1200 includes a main unit 1204 including a keyboard 1202 and a display unit 1206. The display unit 1206 includes a front light unit in front of the above-described electro-optical device 100.

With this arrangement, the electro-optical device 100 is used as a reflecting direct-viewing-type device. Concerning the pixel electrodes 118, it is preferable that concavity and convexity be formed so that the reflected light scatters in various directions.

<3: Cellular phone>

An example in which the above-described electro-optical device is applied to a cellular phone will now be described. Fig. 21 is a perspective view of the structure of the cellular phone. In the drawing, a cellular phone 1300 includes a plurality of operation buttons 1302, an earpiece 1304, a mouthpiece 1306, and the electro-optical device 100.



If necessary, a front light unit is provided in front of the electro-optical device 100. With this arrangement, the electro-optical device 100 is used as a reflecting direct-viewing-type device. Concerning the pixel electrodes 118, it is preferable that concavity and convexity be formed.

Concerning the electronic apparatuses, examples other than those described with reference to Figs. 19 to 21 may be given. These examples include a liquid crystal television, a viewfinder-type or a monitor-direct-viewing-type video cassette recorder, a car navigation system, a pager, an electronic notebook, an electronic calculator, a word processor, a workstation, a video phone, a POS terminal, and a device with a touch panel. Needless to say, the electro-optical device according to the embodiments and the applications is applicable to these various types of electronic apparatuses.

As described above, according to the present invention, a signal applied to data lines has two levels, and hence high-quality gray-scale display can be performed. In addition, the present invention can be applied to various types of electronic apparatuses using a simple structure.

CLAIMS

1. A driving method for an electro-optical device which performs gray-scale display of a plurality of pixels arranged in the form of a matrix, the driving method being characterized in that:

a first period which is part of a single frame is divided into a plurality of sub-fields, and in each sub-field, turning on or off of each pixel is controlled in accordance with a gray-scale level of the pixel; and

in a second period which is the remaining period of the single frame, the pixels are turned on or off in accordance with a threshold voltage of a transmissivity characteristic relative to a voltage applied to electro-optical material used in the electro-optical device.

2. The driving method for an electro-optical device according to Claim 1, the driving method being characterized in that the pixels are only turned on for a period in accordance with the threshold voltage of the transmissivity characteristic within the second period.

3. The driving method for an electro-optical device according to Claim 1, the driving method being characterized in that the second period is dispersed in the period of the single frame.

4. The driving method for an electro-optical device according to Claim 1, the driving method being characterized in that:

the pixels are provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines, and when scanning signals are supplied to the respective scanning lines, the pixels are turned on/off in accordance with voltages applied to the data lines;

in the first period, the scanning signals are sequentially supplied to the respective scanning lines every sub-field, and signals each designating turning on or off of each pixel in accordance with a gray-scale level of the pixel are supplied to the respective data lines which correspond to the respective pixels; and

in the second period, the scanning signals are sequentially supplied to the respective scanning lines, and a signal designating turning on or off of the pixels in accordance with the threshold value of the transmissivity characteristic relative to the voltage applied to the electro-optical material is supplied to the data lines.

5. The driving method for an electro-optical device according to Claim 4, the driving method being characterized in that the second period includes an on period for turning on all the pixels and an off period for turning off all the pixels, and the length of the on period is determined in accordance with the threshold value of the transmissivity characteristic relative to the voltage applied to the electro-optical material.

6. The driving method for an electro-optical device according to

Claim 5, the driving method being characterized in that a temperature is detected, and the length of the on period in the second period is determined in accordance with the detected temperature.

5           7. A driving method for an electro-optical device which performs gray-scale display of a plurality of pixels arranged in the form of a matrix, the driving method being characterized in that:

          a first period which is part of a single frame is divided into a plurality of sub-fields, and in each sub-field, turning on or off of  
10 each pixel is controlled in accordance with a gray-scale level of the pixel; and

          in a second period which is the remaining period of the single frame, the pixels are turned on in accordance with a threshold voltage of a transmissivity characteristic relative to a voltage applied to  
15 electro-optical material used in the electro-optical device.

8. The driving method for an electro-optical apparatus according to Claim 1, the driving method being characterized in that the second period is dispersed in the period of the single frame.

20           9. The driving method for an electro-optical device according to Claim 1, the driving method being characterized in that:

          the pixels are provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines, and when  
25 scanning signals are supplied to the respective scanning lines, the

pixels are turned on/off in accordance with voltages applied to the data lines;

in the first period, the scanning signals are sequentially supplied to the respective scanning lines every sub-field, and signals each designating turning on or off of each pixel in accordance with a gray-scale level of the pixel are supplied to the respective data lines which correspond to the respective pixels; and

in the second period, the scanning signals are sequentially supplied to the respective scanning lines, and a signal designating turning on of the pixels for a period in accordance with the threshold value of the transmissivity characteristic relative to the voltage applied to the electro-optical material is supplied to the data lines.

10. The driving method for an electro-optical apparatus according to Claim 9, the driving method being characterized in that a temperature is detected, and the length of the second period is determined in accordance with the detected temperature.

11. The driving method for an electro-optical device according to Claims 7 to 10, the driving method being characterized in that, as far as displaying of the lowest gray-scale level is concerned, the pixels are turned off in the second period.

12. The driving method for an electro-optical device according to Claims 7 to 10, the driving method being characterized in that the

pixels are turned on in the second period regardless of gray-scale data.

13. A driving circuit for an electro-optical device, which drives pixels including pixel electrodes provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines and switching devices for establishing conduction between the data lines and the pixel electrodes when scanning signals are supplied to the scanning lines, the driving circuit characterized by comprising:

a scanning-line driving circuit for sequentially supplying, in a first period forming part of a single frame, the scanning signals to the respective scanning lines every sub-field which is obtained by dividing the first period and for sequentially supplying the scanning signals, which make the switching devices conducting, to the respective scanning lines in a second period of the single frame, excluding the first period; and

a data-line driving circuit for supplying, in the first period, signals each designating turning on or off of each pixel in accordance with a gray-scale level of the respective pixels every sub-field to the data lines which correspond to the pixels in a period for supplying the scanning signals to the scanning lines which correspond to the pixels and for supplying, in the second period, a signal which designates turning on or off of the pixels in accordance with a threshold value of a transmissivity characteristic relative to a voltage applied to electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.

14. The driving circuit for an electro-optical device according to Claim 13, the driving circuit being characterized in that only a signal which designates turning off of the pixels is supplied in the second  
5 period.

15. A driving circuit for an electro-optical device, which drives pixels including pixel electrodes provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data  
10 lines and switching devices for establishing conduction between the data lines and the pixel electrodes when scanning signals are supplied to the scanning lines, the driving circuit characterized by comprising:

a scanning-line driving circuit for sequentially supplying, in a first period forming part of a single frame, the scanning signals to the  
15 respective scanning lines every sub-field which is obtained by dividing the first period and for sequentially supplying the scanning signals, which make the switching devices conducting, to the respective scanning lines in a second period of the single frame, excluding the first period; and

20 a data-line driving circuit for supplying, in the first period, signals each designating turning on or off of each pixel in accordance with a gray-scale level of the respective pixels every sub-field to the data lines which correspond to the pixels in a period for supplying the scanning signals to the scanning lines which correspond to the pixels  
25 and for supplying, in the second period, a signal which designates

turning on of the pixels in accordance with a threshold value of a transmissivity characteristic relative to a voltage applied to electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.

5

16. An electro-optical device characterized by comprising:

a device substrate comprising pixel electrodes provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines and switching devices, which are provided for the respective pixel electrodes, for controlling conduction between the data lines and the pixel electrodes based on scanning signals supplied through the scanning lines;

an opposing substrate comprising a counter electrode which is opposed to the pixel electrodes;

electro-optical material held between the device substrate and the opposing substrate;

a scanning-line driving circuit for sequentially supplying, in a first period forming part of a single frame, the scanning signals to the respective scanning lines every sub-field which is obtained by dividing the first period and for sequentially supplying the scanning signals, which make the switching devices conducting, to the respective scanning lines in a second period of the single frame, excluding the first period; and

a data-line driving circuit for supplying, in the first period, signals each designating turning on or off of each pixel in accordance

25



with a gray-scale level of the pixel every sub-field to the data lines which correspond to the pixels in a period for supplying the scanning signals to the scanning lines which correspond to the pixels and for supplying, in the second period, a signal which designates turning on or off of the pixels in accordance with a threshold value of a transmissivity characteristic relative to a voltage applied to the electro-optical material used in the electro-optical device to the data lines which correspond to the pixels.

17. The electro-optical device according to Claim 16, characterized in that only a signal which designates turning on of the pixels is supplied in the second period.

18. An electro-optical device characterized by comprising:  
a device substrate comprising pixel electrodes provided corresponding to respective intersections of a plurality of scanning lines and a plurality of data lines and switching devices, which are provided for the respective pixel electrodes, for controlling conduction between the data lines and the pixel electrodes based on scanning signals supplied through the scanning lines;

an opposing substrate comprising a counter electrode which is opposed to the pixel electrodes;

electro-optical material held between the device substrate and the opposing substrate;

a scanning-line driving circuit for sequentially supplying, in a

first period forming part of a single frame, the scanning signals to the respective scanning lines every sub-field which is obtained by dividing the first period and for sequentially supplying the scanning signals, which make the switching devices conducting, to the respective scanning  
5 lines in a second period of the single frame, excluding the first period; and

a data-line driving circuit for supplying, in the first period, signals each designating turning on or off of each pixel in accordance with a gray-scale level of the pixel every sub-field to the data lines  
10 which correspond to the pixels in a period for supplying the scanning signals to the scanning lines which correspond to the pixels and for supplying, in the second period, a signal which turns on the pixels in accordance with a threshold value of a transmissivity characteristic relative to a voltage applied to the electro-optical material used in  
15 the electro-optical device to the data lines which correspond to the pixels.

19. The electro-optical device according to Claim 16 or 18, characterized in that:

20 a two-level signal is supplied to the counter electrode; and  
the polarity of each signal which designates turning on or off of the pixel is inverted in accordance with the level of the two-level signal.

25 20. The electro-optical device according to Claim 16 or 18,

characterized in that:

a potential of the counter electrode is fixed at a predetermined reference potential; and

the polarity of each signal which designates turning on or off of the pixel is inverted with a predetermined period.

21. The electro-optical device according to Claim 20, characterized in that:

the signal which designates turning on or off of the pixel is a three-level signal in which the polarity is inverted with the reference potential at the center.

22. The electro-optical device according to Claim 16 or 18, characterized in that:

the device substrate is formed of a semiconductor substrate; and the scanning-line driving circuit and the data-line driving circuit are formed on the device substrate, and the pixel electrodes are reflective.

23. An electronic apparatus characterized by comprising an electro-optical device according to Claim 16 or 22.


ABSTRACT

To provide a highly versatile device which can perform gray-scale display by applying two-level signals to data lines. When performing 8-level gray-scale display, a single frame (1f) is divided into a first period T1 for applying two-level signals to a liquid crystal layer in accordance with gray-scale data and a second period T2 for applying an H-level voltage to the liquid crystal layer in accordance with a threshold voltage of liquid crystal. The first period T1 is further divided into 7 sub-fields (Sf1 to Sf7) in accordance with gray-scale characteristics of an electro-optical device. Either an H or L level is written in accordance with a gray level of each pixel every sub-field. Thus, the ratio of an on period or an off period of the pixel to the single frame is controlled.

Fig. 1

(a)

VOLTAGE/TRANSMISSIVITY CHARACTERISTIC (NORMALLY-BLACK MODE)



(b)

VOLTAGE/TRANSMISSIVITY CHARACTERISTIC (NORMALLY-BLACK MODE)





Fig. 2



3/21

Fig. 3




Fig. 4

4/21






Fig. 5





Fig. 6




(a) WHEN  $FR = L$

	Ds
Von PERIOD	H
Voff PERIOD	L

(b) WHEN  $FR = H$

	Ds
Von PERIOD	L
Voff PERIOD	H

8 / 2 1



9/21

Fig. 9




Fig. 10





Fig. 11



12/21

Fig. 12








Fig. 13




14/21

Fig. 14



1 5 / 2 1






Fig.17








Fig.19



20/21


Fig.20





21/21

Fig.21



Seiko Epson Ref. No.: F005428US00

Attorney's Ref. No.: 109158

**Declaration and Power of Attorney For Patent Application**

特許出願宣言書及び委任状

**Japanese Language Declaration**

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は、下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

**電気光学装置の駆動方法、駆動回路及び電気光学装置並びに電子機器****DRIVING METHOD AND DRIVING CIRCUIT FOR ELECTRO-OPTICAL DEVICE, ELECTRO-OPTICAL DEVICE, AND ELECTRONIC APPARATUS**

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ \_\_\_\_\_に提出され、米国出願番号または特許協定条約 国際出願番号を \_\_\_\_\_ とし、（該当する場合） \_\_\_\_\_ に訂正されました。☐ was filed on \_\_\_\_\_ as United States Application Number or PCT International Application Number \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.



**Japanese Language Declaration**

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも1ヶ国を指定している特許協力条約365条(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

**Prior Foreign Application(s)**

外国での先行出願

Priority Not Claimed

優先権主張なし

11-273115(P)

Japan

27/September/1999

☐

(Number)

(Country)

(Day/Month/Year Filed)

(番号)

(国名)

(出願年月日)

11-277540(P)

Japan

29/September/1999

☐

(Number)

(Country)

(Day/Month/Year Filed)

(番号)

(国名)

(出願年月日)

私は、第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119 (e) of any United States provisional application(s) listed below.

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

私は下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365 (c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application:

PCT/JP/06621

26/September/2000

Pending

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私が入手した情報と私の信じることに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

## Japanese Language Declaration

(日本語宣言書)

委任状： 私は、下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

James A. Oliff, (Reg. 27,075)  
 William P. Berridge, (Reg. 30,024)  
 Kirk M. Hudson, (Reg. 27,562)  
 Thomas J. Pardini, (Reg. 30,411)  
 Edward P. Walker, (Reg. 31,450)  
 Robert A. Miller, (Reg. 32,771)  
 Mario A. Costantino, (Reg. 33,565)  
 Caroline D. Dennison, (Reg. 34,494)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

James A. Oliff, (Reg. 27,075)  
 William P. Berridge, (Reg. 30,024)  
 Kirk M. Hudson, (Reg. 27,562)  
 Thomas J. Pardini, (Reg. 30,411)  
 Edward P. Walker, (Reg. 31,450)  
 Robert A. Miller, (Reg. 32,771)  
 Mario A. Costantino, (Reg. 33,565)  
 Caroline D. Dennison, (Reg. 34,494)

16

書類送付先:

OLIFF & BERRIDGE, PLC  
 P.O. Box 19928  
 Alexandria, Virginia 22320

Send Correspondence to:

OLIFF & BERRIDGE, PLC  
 P.O. Box 19928  
 Alexandria, Virginia 22320

直接電話連絡先: (名前及び電話番号)

OLIFF & BERRIDGE, PLC  
 (703) 836-6400

Direct Telephone Calls to: (name and telephone number)

OLIFF & BERRIDGE, PLC  
 (703) 836-6400

唯一または第一発明者名

伊藤 昭彦

Full name of sole or first inventor

Akihiko ITO

Inventor's signature

Akihiko Ito

Date

May 22, 2001

住所

日本国, 長野県, 長野市

Residence

Tatsuno-cho, Nagano-ken, Japan JPN

国籍

日本

Citizenship

Japan

私書箱

392-8502 日本国長野県諏訪市大和3丁目3番5号  
 セイコーエプソン株式会社内

Post Office Address

c/o Seiko Epson Corporation  
 3-5, Owa 3-chome, Suwa-shi, Nagano-ken 392-8502 Japan

第二共同発明者

Full name of second joint inventor, if any

第二共同発明者の署名

日付

Second inventor's signature

Date

住所

日本国, \_\_\_\_\_, \_\_\_\_\_

Residence

\_\_\_\_\_, \_\_\_\_\_, Japan

国籍

Citizenship

私書箱

Post Office Address

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)